

FEATURES

- **3.9V to 6.2V Input Voltage Range with up to 18V Maximum Input Voltage**
- **High-Efficiency 2A, 1.5MHz Boost Mode Charger:**
	- **Up to 94% Charge Efficiency with 5V Adaptor, 7.6V Battery, and 1A Charge Current**
- **USB On-The-Go (OTG) Buck Mode:**
	- **4.5V to 5.5V Adjustable Output**
	- **Up to 2A Output**
- **Up to 95% Efficiency at 5.1V/1A Output**
- **High Charge Voltage and Current Setting Accuracy:**
	- **±0.6% Charge Voltage Regulation**
	- **±5% Charge Current Regulation**
- **Selectable PFM Mode and Out-of-Audio (OOA) Mode at Light Load Operations**
- **USB BC1.2 and Non-Standard Adaptors Auto Detection Based on D+/D- Inputs**
- **Narrow Voltage DC (NVDC) and Dynamic Power Management:**
	- **Programmable Input Voltage Limit (VINDPM)**
	- **Programmable Input Current Limit (IINDPM)**
- **Input Current Optimizer (ICO) to Maximize Adaptor Output Current without Overloading**
- **I 2 C Port for Flexible System Parameter Setting and Status Reporting**
- **Integrated 16-Bit ADC for Monitoring Input Voltage, Input Current, Battery Voltage, Charge Current, System Voltage, Battery Temperature and Die Temperature**
- **Fully Integrated All MOSFETs, Current Sensing and Loop Compensation**
- **High Battery Discharge Efficiency with Low RDSON (18mΩ) Switch**
- **Fully Safety and Protections**
	- **Input/System/Battery Over-Voltage Protection**
	- **Output Over-Current Protection for Both Boost and OTG Buck Mode**
	- **+ Battery Charging Safety Timer**
	- **Battery Temperature Sensing in Charge and OTG Mode**
	- **Thermal Regulation and Thermal Shutdown**
- **Available in a Green TQFN-4×4-24L Package**

APPLICATIONS

Smart Phones, EPOS Bluetooth Speaker Wireless Security Camera Portable Internet Devices and Accessory

SIMPLIFIED SCHEMATIC

GENERAL DESCRIPTION

The SGM41529 is a battery charger and system power path management device for 2-cell Li-Ion or Li-polymer batteries. Its low-impedance power path optimizes efficiency, reduces battery charging time, and extends battery life. I²C programming makes it a flexible powering and charger design solution.

The SGM41529 can detect the input source types which include SDP/CDP/DCP and non-standard adaptor through the D+/D- pins following USB BC1.2 specification.

The SGM41529 features a dynamic power management (DPM) to avoid input adaptor overload or meet the maximum current limit. It keeps the system voltage regulated to its minimum setting in DPM mode by reducing the charge current. The SGM41529 also provides supplement mode to further support system output in case that the charge current decreased to zero and the input is still overloaded. The SGM41529 can provide the maximum power point with an algorithm called input current optimizer (ICO) to avoid the input source overload.

The SGM41529 supports the default mode (standalone) without host control. It automatically detects the battery voltage and starts the charge. If the device is not in thermal regulation or DPM mode, the charge cycle automatically terminates when a full charge is detected. The charger automatically initiates a new charging cycle if the battery voltage falls below the recharge threshold.

The SGM41529 supports USB On-The-Go (OTG) operation by supplying default 5.1V on the VBUS with an output current limit up to 2A.

The SGM41529 provides full protections for safety of battery charging and system operation, including battery temperature monitoring, charging safety timer, over-current and over-voltage protections. When any fault occurs, the SGM41529 asserts a nINT pulse to notify the host.

The SGM41529 is available in a Green TQFN-4×4-24L package.

PACKAGE/ORDERING INFORMATION

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

X X X X X

- Trace Code Vendor Code

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltage Range (with Respect to GND)

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.

2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

RECOMMENDED OPERATING CONDITIONS

NOTE:

3. The voltage spikes on SW pins should be less than the absolute maximum rating. Following the layout guidelines is helpful to minimize the switching noise.

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

PIN CONFIGURATION

(TOP VIEW)

TQFN-4×4-24L

PIN DESCRIPTION

PIN DESCRIPTION (continued)

NOTE: AI = analog input, AO = analog output, AIO = analog input and output, DI = digital input, DO = digital output, DIO = digital input and output, $P = power$.

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

TIMING REQUIREMENTS

TYPICAL PERFORMANCE CHARACTERISTICS

 T_J = +25°C, C_{VBUS} = 1µF, C_{PMID} = 10µF, C_{BAT} = 10µF, C_{SYS} = 2 × 22µF, L = 1µH, unless otherwise noted.

SG Micro Corp SG Micro Corp **www.sg-micro.com**

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_J = +25°C, C_{VBUS} = 1µF, C_{PMID} = 10µF, C_{BAT} = 10µF, C_{SYS} = 2 × 22µF, L = 1µH, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_J = +25°C, C_{VBUS} = 1µF, C_{PMID} = 10µF, C_{BAT} = 10µF, C_{SYS} = 2 × 22µF, L = 1µH, unless otherwise noted.

OTG Buck Mode PFM Switching, OOA Enabled OTG Buck Mode PFM Switching, OOA Disabled soom//div 500mV/div VBUS/ AC **SV/div** 5V/div 5V/div 2A/div SW **SV/div** VBAT 2A/div IL

SG Micro Corp SG Micro Corp **www.sg-micro.com**

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_J = +25^{\circ}$ C, C_{VBUS} = 1µF, C_{PMID} = 10µF, C_{BAT} = 10µF, C_{SYS} = 2 × 22µF, L = 1µH, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_J = +25°C, C_{VBUS} = 1µF, C_{PMID} = 10µF, C_{BAT} = 10µF, C_{SYS} = 2 × 22µF, L = 1µH, unless otherwise noted.

SG Micro Corp SG Micro Corp **www.sg-micro.com**

TYPICAL APPLICATION CIRCUIT

Figure 1. Typical Application Circuit

FUNCTIONAL BLOCK DIAGRAM

DETAILED DESCRIPTION

The SGM41529 is a battery charger and system power path management device with integrated Boost converter and power switches for using with 2-cell Li-Ion or Li-polymer batteries. The device includes four main power switches: input blocking MOSFET (Q1, QBLK), high-side switching MOSFET (Q2, HSFET), low-side switching MOSFET (Q3, LSFET), and battery MOSFET (Q4, BATFET).

Power-On Reset (POR)

The internal circuit of the device is powered by V_{VBIIS} or V_{BAT} when V_{VBUS} or V_{BAT} goes above its UVLO threshold. When V_{VBUS} > V_{VBUS} $_{UVLOS}$ or V_{BAT} > V_{BAT} $_{UVLOS}$, a POR happens and activates the BATFET driver. Upon activation, the I^2C interface will also be ready for communication, and all the registers reset to their default values.

Power-Up from Battery Only (No Input Source)

When only the battery is presented as a source and its voltage is above the UVLO threshold ($V_{BAT\ UVLOZ}$), the BATFET turns on and connects the battery to the system. The quiescent current is minimum because the REGN LDO remains off. Conduction losses are also low due to small R_{DSON} of BATFET. Low losses help to extend the battery run time. The discharge current through BATFET is continuously monitored.

Power-Up Process from the Input Power Source

Upon connection of an input source (VBUS), the input source from VBUS pin is checked to turn on the internal REGN LDO regulator and the bias circuits (whether the battery is present or not). Before the Boost converter starts, the device is detected and set the input current limit threshold. The sequences of actions when VBUS as input source is powered up are:

1. Poor power source detection (qualification).

2. Input power source type detection. (Based on D+/Dinputs.)

- **3. REGN LDO power-up.**
- **4. DC/DC converter power-up.**

Details of the power-up steps are explained in the following sections.

Poor Power Source Detection (Qualification)

When valid VBUS is plugged in, the input power source (adaptor or other source) is checked for its type and current capacity. To start the Boost converter, the input (VBUS) must meet the following conditions:

1. V_{VBUS} < V_{VBUS} ov.

2. V_{VBUS} > $V_{BAD,SRC}$ + $V_{BAD,SRC}$ arc HYS (100mV TYP) during $t_{BAD,SRC}$ test period (30ms TYP) in which the $I_{BAD\;SRC}$ (15mA TYP) current is pulled from VBUS.

Once the VBUS over-voltage protection is detected, the SGM41529 will automatically retry the detection when the over-voltage fault condition disappears. If above condition 2 is detected (bad source adaptor), the SGM41529 retries the detection and enters HIZ mode (EN_HIZ bit is set to 1) after 7 consecutive failures. In HIZ mode, the system is supplied by the battery only. Resume the converter operation requires re-plugging the adaptor and/or toggling the EN_HIZ bit. When the adaptor is plugged in, the EN HIZ bit is automatically reset to 0.

Input Power Source Type Detection

The input power source detection will run through the D+/Dlines after the adaptor passes the poor source qualification when the EN_AUTO_INDET bit is set to 1. The SGM41529 follows the USB Battery Charging Specification 1.2 (BC1.2) to detect input adaptor power source type via D+/D- lines. All the types of SDP/CDP/DCP and non-standard adaptor can be automatically detected and indicated. When the input power source type detection is completed, the statuses of some related registers and pins are updated as detailed below:

1. Input current limit register (IINDPM[4:0]) is changed to set the right current limit.

2. Change the input voltage limit register (VINDPM[4:0]) to default setting if EN_VINDPM_RST = 1. Keep VINDPM[4:0] register value unchanged if EN_VINDPM_RST = 0.

3. Change the VBUS_STAT[2:0] bits according to the input source type detection result.

4. The PG STAT bit is set to 1 and the nPG pin is pulled to logic low.

5. The nINT pin is pulsed to notify the host.

The input current or the input voltage is always limited by the IINDPM[4:0] or VINDPM[4:0] register and the limit can be updated by the host if needed. Regardless of the input current optimizer (ICO) setting, the charger input current is always limited by the lower value of the IINDPM[4:0] register or the current limit set by ILIM pin.

The input power source type detection is ignored if EN_AUTO_INDET = 0. In this case, the IINDPM[4:0] register remains unchanged and the VBUS_STAT[2:0] bits keep 000 (no input). If EN_VINDPM_RST bit is set to 0 by the host before the input power source type detection, the VINDPM[4:0] register remains unchanged.

Input Current Limit by D+/D- Detection

The input current limit of SGM41529 is determined and set by the integrated D+/D- based input power source detection. Four major steps are included in the D+/D- detection: VBUS detection, data contact detection (DCD, detect non-standard adaptor), primary detection (detect SDP), and secondary detection (detect CDP and DCP). Please refer to [Figure 3.](#page-19-0) [Table 1](#page-19-1) shows the non-standard adaptor type detection.

After the input power source type detection is completed, the nINT pin sends out a low pulse to notify the host. In addition, the VBUS STAT[2:0] bits and the IINDPM[4:0] register are updated as below, refer to [Table 2.](#page-19-2)

Input Current Limit Force Detection

In host mode, the host can set FORCE INDET = 1 to force the charger to run the input current limit detection. The FORCE_INDET bit automatically reset to 0 once the detection is done. Due to the force detection result, the VBUS STAT[2:0] bits and IINDPM[4:0] register may be changed.

Figure 3. D+/D- Based USB BC1.2 Detection Flow

Table 1. Non-Standard Adaptor Type Detection

Table 2. Input Current Limit Setting and Status

REGN LDO Power-Up

The REGN low dropout regulator powers the internal bias circuits, HSFET and LSFET gate drivers and TS rail (thermistor pin). The nPG pin can also be pulled up to REGN. The REGN LDO enables when the following 3 conditions are satisfied and remain valid for 50ms delay time, otherwise the device stays in HIZ mode, and the REGN LDO keeps off.

1. V_{VBUS} > V_{VBUS} $_{UVLOS}$ (in forward direction Boost mode).

2. A valid input source is detected by the poor power source detection.

3. Input power source type detection is done.

In HIZ state, the quiescent current drawn from VBUS is very small (I_{VBUS HIZ}). System is powered only by the battery in HIZ mode.

DC/DC Converter Power-Up

The input current limit is set when input source detection is completed, then the VBUS_STAT[2:0] bits update to indicate the input source type, the nPG changes to logic low to indicate the power good and the PG_STAT and PG_FLAG bits also give the corresponding indication. The 1.5MHz switching converter composed of LSFET and HSFET is enabled and can start switching. Converter is initiated with a soft-start when the system voltage is ramped up.

The BATFET remains on to charge the battery if the battery charging function is enabled, otherwise BATFET turns off.

The SGM41529 provides an auto-run battery discharge source (IBAT DISCHG, 11.5mA (TYP)) for 13ms to detect the battery presence prior to the charge starting. During normal operation (include HIZ mode or battery only operation), this discharge current can also be enabled by setting EN_BAT_DISCHG bit to 1.

At light load condition, if charging is disabled or the battery voltage is lower than $V_{SYS~MIN}$, the SGM41529 changes from PWM mode to PFM mode. The SYS and VBUS voltage relationship decides the switching duty cycle during the PFM operation. Host can disable the PFM operation via writing PFM_DIS = 1. If the PFM mode is selected, the out-of-audio (OOA) feature can be chosen under PFM OOA DIS = 0 condition. In OOA operation mode, the converter switching frequency is larger than 20kHz even at extremely light load to prevent the audible range operation.

Input Current Optimizer (ICO)

The SGM41529 provides input current optimizer (ICO) to identify the input adaptor source maximum power point. To avoid the input adaptor source overload and staying in VINDPM, the ICO algorithm identifies maximum input current limit of the adaptor automatically and updates this input current limit to ICO ILIM[4:0] register.

The ICO function is default enabled, and it can be disabled by the host through setting EN_ICO bit to 0. After a DCP type power source is detected, the ICO algorithm runs automatically when EN_ICO bit is valid. The host can set FORCE_ICO bit to force the ICO algorithm under EN_ICO bit to 1 condition. Refer to [Table 3.](#page-20-0)

The actual input current limit is reported by ICO_ILIM[4:0] register in ICO mode, while it is decided by the IINDPM[4:0] register when out of ICO mode. In addition, the actual input current is also limited by an external resistor at ILIM pin when EN _ILIM = 1.

Table 3. Automatic ICO Operation

When the ICO algorithm is activated, it runs to dynamically and continuously adjust the input current limit using ICO ILIM[4:0] register. During the adjustment, the ICO_STAT[1:0] and ICO_FLAG bits change until they are finally set. The operation of ICO algorithm depends on the battery voltage as following:

Case 1: When $V_{BAT} < V_{SYS_MIN}$, the device starts ICO algorithm by ICO_ILIM[4:0] register with an initial value that equals the I_{INDPM} . Where the I_{INDPM} is the maximum input current limit that determined by the system.

Case 2: When $V_{BAT} > V_{SYS~MIN}$, the device starts ICO algorithm by ICO_ILIM[4:0] register with an initial value of 500mA. The 500mA is the minimum input current limit which minimizes the input power source overload.

During the optimization, if VINDPM is triggered, the ICO algorithm decreases the input current limit (the dynamic ICO ILIM[4:0] register) to avoid input source overloading. When the maximum input current limit is detected, the ICO ILIM[4:0] register reflects the optimal maximum input current limit which is not trigger VINDPM. The ICO_FLAG bit is set and the ICO STAT[1:0] bits are updated to 10 to indicate the maximum input current detected.

In above case 1, if both VINDPM and IINDPM are not triggered at ICO_ILIM[4:0] initial value, the ICO_ILIM[4:0] register keeps the initial value and the ICO_STAT[1:0] = 01 to indicate the ICO optimization is in process. If the load becomes heavy, the VINDPM still not be triggered but IINDPM is triggered, the ICO algorithm is also completed, the ICO_ILIM[4:0] register keeps the initial value still, the ICO_FLAG bit is set and ICO_STAT[1:0] bits are updated to 10 to indicate the maximum input current detected.

In above case 2, if the VINDPM is not triggered and the converter is under light load condition, the ICO_ILIM[4:0] gives the input current limit a little higher than the actual input current (500mA minimum input current limit). The ICO_STAT[1:0] bits remain 01 to indicate the ICO optimization is in process. If the load becomes heavy, the ICO algorithm automatically runs to set new ICO_ILIM[4:0] register value.

Once the ICO algorithm is completed (ICO_STAT[1:0] = 10), the ICO_ILIM[4:0] register will keep un-change unless one of the following events occurs. Each of the following events can force the ICO algorithm to run again and reset the ICO STAT[1:0] bits to 01:

- 1. EN HIZ bit is toggled or re-plugin the input source.
- 2. Host changes the IINDPM[4:0] register.
- 3. Host changes the VINDPM[4:0] register.
- 4. Host sets the FORCE_ICO bit to 1.
- 5. Resume from VBUS_OVP.

OTG Buck Mode

The SGM41529 supports USB On-The-Go (OTG). When a load device is connected to the USB port, the converter can operate as a Buck synchronous converter (Buck mode) with 1.5MHz switching frequency to supply power from the battery to that load. The USB OTG output current limit is programmable from 500mA to 2A (default). Converter will be set to Buck mode if at least 20ms is passed from enabling this mode (EN_OTG bit = 1) and the following conditions are satisfied:

- 1. $V_{BAT} > V_{OTG}$ bat rise.
- 2. V_{VBUS} < V_{VBUS} PRESENT.
- 3. TS pin voltage is out of V_{BHOTx} and V_{BCOLDx} range.

The default output Voltage is set to $V_{VBUS} = 5.1V$ (via OTG VLIM[3:0] register) and is maintained as long as V_{BAT} is above $V_{\text{OTG BAT}}$. The output current can reach up to the programmed value by OTG_ILIM[3:0] register (2A). The VBUS STAT[2:0] status bits are set to 111 in Buck mode (OTG).

In OTG Buck mode, the SGM41529 default works in PFM mode at light load. The SYS and VBUS voltage relationship decides the switching duty cycle. Host can disable the OTG PFM operation via writing PFM_DIS bit. If the PFM mode is selected, the out-of-audio (OOA) feature can be chosen under PFM_OOA_DIS = 0 condition. In OOA operation mode, the converter switching frequency is larger than 20kHz even at extremely light load to prevent the audible range operation.

Host Mode and Default Mode Operation with Watchdog Timer

After power-on reset, the SGM41529 starts in default mode (standalone) with all registers reset as default. If the watchdog timer is expired, the device will also enter default mode. When the host is in sleep mode or there is no host, the device stays in the default mode in which the SGM41529 operates like an autonomous charger. After 16.5 hours (default fast charging safety timer), the device stops charging the battery by turning off the BATFET, while the Boost converter continuously supplies the system load without shutdown.

Most of the flexibility features of the SGM41529 become available in the host mode when the device is controlled by a host with I^2C . By setting the WD_RST bit to 1, the device changes to host mode. In this mode, the WD_STAT bit is low and all device parameters can be programmed. In order to prevent the device watchdog reset from going back to the default mode, the host must disable the watchdog timer by writing 00 to WATCHDOG[1:0], or consistently reset the watchdog timer before expiry by writing 1 to WD_RST bit to prevent WD_STAT bit from being set. Every time a 1 is written to WD_RST bit, the watchdog timer will restart counting. Therefore, it should be reset again before overflow (expiry) to keep the device in the host mode. The SGM41529 goes back to default mode and resets all related registers when the watchdog timer expires.

Figure 4. Watchdog Timer Flow Chart

Battery Charging Management

The SGM41529 is designed for charging 2-cell Li-Ion or Li-polymer batteries with a charge current up to 2.2A (MAX). The battery connection switch (BATFET) is in the charge or discharge current path and features low on-resistance to allow high efficiency and low voltage drop.

Charging Cycle in Autonomous Mode

Charging is enabled if EN_CHG = 1 and nCE pin is pulled low. In default mode, the SGM41529 runs a charge cycle with the default parameters itemized in [Table 4.](#page-22-0) At any moment, the host can be controlled by changing to the host mode.

Table 4. Charging Parameter Default Settings

Start a New Charging Cycle

If the converter can start switching and all the following conditions are satisfied, a new charge cycle starts:

- NTC temperature fault is not asserted (TS pin).
- Safety timer fault is not asserted.

• Charging enabled (2 conditions: EN_CHG bit = 1, nCE pin is low).

• Battery voltage is below the programmed full charge level (V_{REG}) .

A new charge cycle starts automatically if battery voltage falls below the recharge threshold level (configured by VRECHG[1:0] bits). Also, if the charge cycle is finished, a new charging cycle can be initiated by toggling of the nCE pin or EN CHG bit.

Normally, a charge cycle terminates when the charge voltage is above the recharge threshold level and the charging current falls below the termination threshold if the device is not in thermal regulation or dynamic power management (DPM) mode.

Charge Status Report

The charge status bits (CHRG_STAT[2:0]) indicate the charging phases of the device as below:

- 000 = Not Charging
- 001 = Trickle Charge
- \cdot 010 = Pre-Charge
- 011 = Fast Charge (CC Mode)
- 100 = Taper Charge (CV Mode)
- 101 = Top-Off Timer Active
- 110 = Charge Termination

When the device changes to any of the above statuses, or the charge cycle is completed, the nINT pin is pulsed to notify the host.

In addition, the STAT pin output also indicates the charging status: LOW = charging, HIGH = charging complete or charge disabled, Blinking = charging fault.

Table 5. Charging Current Setting Based on VBAT

Battery Charging Profile

The SGM41529 features a full battery charging profile with five phases. When a charging cycle starts, the battery voltage (VBAT) is tested, and appropriate current and voltage regulation levels are selected as shown in [Table 5.](#page-23-0) Depending on the detected status of the battery, the proper phase is selected to start or for continuation of the charging cycle. The five phases are trickle charge (battery voltage too low), pre-charge, constant current, constant voltage and an optional top-off trickle charging phase.

Note that in the DPM or thermal regulation modes, normal charging functions are temporarily modified: the charge current is less than the value in the register. The termination is disabled, and the charging safety timer is slowed down by counting at half clock rate.

Figure 5. Battery Charging Profile

Charge Termination

A charge cycle is terminated when the SGM41529 operates in the battery constant voltage regulation loop and the charge current falls below the programmed termination current. Unless there is a high power demand for system and it needs to operate in supplement mode, the BATFET turns off at the end of the charge cycle. Even after termination, the Boost converter operates continuously to supply the system.

CHRG STAT[2:0] bits are set to 110, a negative pulse is sent to nINT pin and the STAT pin goes HIGH after termination.

If the charger is regulating input current, input voltage or junction temperature instead of charge current, termination will be temporarily prevented. EN_TERM bit is a termination control bit and can be set to 0 to permanently disable termination before it happens.

Due to offset of the internal current comparator, the termination charge current may be much higher (40% TYP) than the set value when it is set too low (50mA TYP). A delay in termination can be added (optional) as a compensation for comparator offset using a programmable top-off timer. During the delay, constant voltage charge phase continues and gives the falling charge current the chance to drop closer to the programmed value. The top-off delay timer has the same restrictions of the safety timer. In other words, if the safety timer is suspended under certain conditions, the top-off timer will also be suspended. And if the safety timer is slowed down, the top-off timer will also be slowed down. Code 101 in CHRG_STAT[2:0] indicates that the top-off timer is valid. The CHRG STAT[2:0] bits change to 110 after the top-off timer expires. And the nINT pin reports a negative pulse to notify the host.

Any of the following events resets the top-off timer:

- 1. Disable to enable transition of nCE (charge enable).
- 2. A low to high change in the status of termination.
- 3. Set REG_RST bit to 1.

The setting of the top-off timer is applied at the time of termination detection and unless a new charge cycle is started, modifying the top-off timer parameters after termination has no effect. A negative pulse is sent to nINT when top-off timer is started or ended. If set CHRG_MASK bit to 1, the CHRG_STAT[2:0] bits change will not produce nINT pulse.

Temperature Qualification

The charging current and voltage of the battery must be limited when battery is cold or hot. A thermistor input for battery temperature monitoring is included in the device that can protect the battery based on JEITA guidelines. There is no battery temperature protection when Boost or Buck converter stops switching.

Compliance with JEITA Guideline

JEITA guideline (April 20, 2007 release) is implemented in the device for safe charging of the Li-Ion battery. JEITA highlights the considerations and limits that should be considered for charging at cold or hot battery temperatures. High charge current and voltage must be avoided outside, the normal operating temperatures (typically 0 ℃ and 60 ℃). Four temperature levels are defined by JEITA from T1 (minimum) to T4 (maximum). Outside this range, charging should be stopped. The corresponding voltages sensed by NTC are named V_{T1} to V_{T4} . Due to the sensor negative resistance, a higher temperature results in a lower voltage on TS pin. The battery cool range is between T1 and T2, and the warm range is between T3 and T4. Charge must be limited in the cool and warm ranges.

One of the conditions for starting a charge cycle is having the TS voltage within V_{T1} to V_{T4} window limits. If the battery is too cold or too hot during charging and TS voltage exceeds the T1 - T4 limits, charging is suspended (zero charge current) and the controller waits for the battery temperature to come back within the T1 to T4 window.

JEITA recommends reducing charge current to 1/2 of fast charging current or lower at cool temperatures (T1 - T2). For warmer temperature (within T3 - T4 range), charge voltage is recommended to be kept below 4.1V/cell.

The SGM41529 follows the JEITA requirement by its flexible charge parameter settings. At warm temperature range (T3 - T4), the charge voltage can be set to 8.0V (default), 8.3V, V_{REG}, or charge suspend through JEITA_VSET[1:0] register. At cool temperatures (T1 - T2), the fast charge current can be set to 100%, 40%, or 20% (default) of I_{CHG} or charge suspend through JEITA_ISETC[1:0] bits. The charge termination is still enabled (if EN TERM = 1) when the "cool" or "warm" temperature is detected.

A 103AT-2 type thermistor is recommended to use for the SGM41529. Other thermistors may be used and bias network (see [Figure 6\)](#page-25-0) can be calculated based on the following equations:

$$
R_{T2} = \frac{V_{REGN} \times R_{THCOLD} \times R_{THHOT} \times \left(\frac{1}{V_{T1}} - \frac{1}{V_{T4}}\right)}{R_{THHOT} \times \left(\frac{V_{REGN}}{V_{T4}} - 1\right) - R_{THCOLD} \times \left(\frac{V_{REGN}}{V_{T1}} - 1\right)}
$$
(1)

$$
R_{T1} = \frac{\left(\left(\frac{V_{REGN}}{V_{T1}}\right) - 1\right)}{\left(\frac{1}{R_{T2}}\right) + \left(\frac{1}{R_{THCOLD}}\right)}
$$
(2)

Where, V_{T1} , V_{T4} and V_{REGN} are characteristics of the device, and R_{THCOLD} and R_{THHOT} are thermistor resistances (R_{TH}) at desired T1 (Cold) and T4 (Hot) temperatures. Select $T_{\text{COLD}} =$ 0℃ and T_{HOT} = 60℃ for Li-Ion or Li-polymer batteries. For a 103AT-2 type thermistor R_{THCOLD} = 27.28kΩ and R_{THHOT} = 3.02kΩ, the calculation results are: R_{T1} = 5.24kΩ and R_{T2} = 30.31kΩ. The standard value of R_{T1} is 5.23kΩ and that of R_{T2} is 30.1kΩ.

Figure 6. Battery Thermistor Connection and Bias Network

Figure 7. TS Based Current and Voltage Settings

OTG Buck Mode Temperature Monitoring

The device is capable of monitoring the battery temperature for safety during the OTG Buck mode. The temperature must remain within the V_{BCOLDx} to V_{BHOTx} thresholds, otherwise the OTG mode will be suspended and VBUS_STAT[2:0] bits are set to 000. Moreover, TS_STAT[2:0] bits are updated to report OTG mode cold or hot condition. Once the temperature returns within the right window, the OTG Buck mode is resumed and TS_STAT[2:0] bits are cleared to 000 (normal).

Figure 8. TS Pin Thermistor Temperature Window Settings in OTG Buck Mode

Safety Timer

Abnormal battery conditions may result in prolonged charge cycles. An internal safety timer is considered to stop charging in such conditions. If the charging safety timer timeout occurs, TMR STAT bit is set and a negative pulse is sent to nINT pin. This feature is optional and can be disabled by setting EN_TIMER bit to 0.

The safety timer counts at half clock rate when charger is under input voltage regulation, input current regulation or thermal regulation, and the actual charge current is always decreased. As an example, if the charging safety timer is set to 12 hours and the charger is under input current regulation (IINDPM STAT = 1) in the whole charge cycle, the actual safety time will be 24 hours. Clearing the EN_TMR2X bit will disable the half clock rate feature. If EN TMR2X = 1 and SGM41529 is already in DPM or thermal regulation, writing the EN_TMR2X = 0 will not take effect.

The safety timer is paused if supplement mode occurs or a fault occurs which disables the charging. The EN_TMR2X bit also has no effect in this condition because the timer counting has stopped. It will resume once the fault condition is removed. If charging cycle is stopped and restarted by toggling nCE pin or EN_CHG bit, the timer resets and restarts a new timing.

The fast charge safety timer can be reset by the following events:

1. Stop and restart the charging cycle (change EN_CHG bit, toggle nCE pin, or charged battery falls below recharge threshold).

2. Charge status changes between pre-charge and fast charge (in default mode or host mode).

The pre-charge safety timer, including both trickle charge phase and pre-charge phase, is a fixed 2-hour counter and runs when V_{BAT} < V_{BAT} $_{low}$. It follows the same rules as the fast charge safety timer in terms of reset, getting suspended, and half-rate counting when EN_TMR2X is valid.

Narrow Voltage DC (NVDC) Design

The SGM41529 features an NVDC design using the BATFET that connects the system to the battery. By using the linear region of the BATFET, the charger regulates the system bus voltage (SYS pin) above the minimum setting using Boost converter even if the battery voltage is very low. MOSFET linear mode allows the large voltage difference between SYS and BAT pins to appear as V_{DS} across the switch while conducting and charging battery. SYS_MIN[3:0] register sets the minimum system voltage (default 6.2V). If the system is in minimum system voltage regulation, VSYS_STAT bit is set.

The BATFET operates in linear region when the battery voltage is lower than the minimum system voltage. The system voltage is regulated at 300mV (TYP) higher than the minimum system voltage. As the battery gradually gets charged, until its voltage rises above the minimum system voltage, the BATFET changes from linear mode to fully turned-on mode, and the system voltage keeps V_{DS} of BATFET higher than the battery voltage.

The system voltage is always regulated to 200mV (TYP) above the battery voltage if:

1. The charging is terminated.

2. Charging is disabled and the battery voltage is above the minimum system voltage setting.

DETAILED DESCRIPTION (continued)

Figure 9. System Voltage vs. Battery Voltage

Dynamic Power Management (DPM)

The SGM41529 has a dynamic power management (DPM) feature. To implement DPM, the device always monitors the input current and voltage to regulate power demand from the source and avoid input adaptor overloading or to meet the maximum current limits specified in the USB specifications. Overloading an input power source may result in either the voltage tending to fall below the input voltage limit (V_{INDPM}) or the current trying to exceed the input current limit (I_{INDPM}) or ICO ILIM[4:0] or ILIM pin setting). With DPM, the device keeps the V_{SYS} regulating to its minimum setting by reducing the battery charge current adequately such that the input parameter (voltage or current) does not exceed the limit. In other words, charge current is reduced to satisfy $I_{IN} \leq I_{INDPM}$ or $V_{IN} \geq V_{INDPM}$ whichever occurs first. DPM can be either an I_{IN} type (IINDPM) or V_{IN} type (VINDPM), depending on which limit is reached.

Changing to the supplement mode may be required if the charge current is decreased and reached to zero while the input is still overloaded. In this case, the charger reduces the system voltage below the battery voltage to allow operation in the supplement mode and provide a portion of system power demand from the battery through the BATFET.

The IINDPM STAT or VINDPM STAT status bits are set during an IINDPM or VINDPM respectively. [Figure 10](#page-27-0) summarizes the DPM behavior (IINDPM type) for a design example with a 5V/3A adaptor, 6.5V battery, 1.5A charge current setting and 7V minimum system voltage setting.

a) Input, Battery and System Voltage and Currents in VINDPM

b) Input, Battery and System Voltage and Currents in IINDPM

Figure 10. Input, Battery and System Voltage and Currents in DPM

Battery Supplement Mode

When the system is under heavy load, the system voltage may drop below the battery voltage, and the BATFET gradually starts to turn on. At low discharge currents, the BATFET gate voltage is regulated $(R_{DS}$ modulation). At higher currents, the BATFET will turn fully on (reaching its lowest R_{DSON}). From this point, increasing the discharge current will linearly increase the BATFET V_{DS} (determined by $R_{DSON} \times I_D$). Using the MOSFET linear mode at lower currents prevents swinging oscillation from entering and exiting the supplement mode.

BATFET gate regulation V-I characteristic is shown in [Figure](#page-28-0) [11.](#page-28-0) If the battery voltage falls below its minimum depletion, the BATFET turns off and exits supplement mode.

Figure 11. BATFET Gate Regulation V-I Curve

16-Bit ADC

The integrated 16-bit ADC in SGM41529 allows the user to get critical system information for optimizing the charger behavior. The ADC related functions are controlled by ADC control register. The EN_ADC bit gives the option to enable or disable the ADC for power save purpose. The ADC conversion behavior can be set to continuous or one-shot mode through the ADC RATE bit. The EN ADC bit is automatically cleared once a one-shot conversion cycle completes. Re-assert EN_ADC bit can start a new conversion.

Set EN_ADC bit to 1 to enable the ADC. The ADC can be operated when VBAT or VBUS is valid (V_{BAT} > V_{BAT} UVLOZ or $V_{VBUSUVLOZ}$ < V_{VBUS} < V_{VBUSOV}). The SGM41529 will not execute the ADC under both VBAT and VBUS are invalid, and the ADC result registers will not be updated. In addition, the SGM41529 resets EN_ADC bit without sending any pulse on nINT pin. The ADC behaves the same if the EN_ADC bit is set while all ADC channels' enable bits are 0. To ensure that ADC is running a conversion, it is recommended to read back EN_ADC bit after setting it to 1. The ADC conversion is interrupted if the charger mode changes during ADC conversion running (e.g. EN_OTG bit goes to 1, EN_HIZ bit goes to 1 or an adaptor plug-in). The ADC resumes with the interrupted channel when the mode change is complete.

The sample speed is programmable via ADC_SAMPLE[1:0] bits, and the ADC conversion time $(t_{ADC\,CONV})$ for each measurement is changed according to ADC SAMPLE[1:0] bits setting. By default, the ADC function disable register (REG0x16) is set to 0x00 and all ADC channel will be converted in both continuous and one-shot conversion modes.

If one bit of ADC function disable register (REG0x16) is set to 1 before the conversion, the corresponding channel ADC conversion data is not updated to the ADC result registers. In this case, the data host read-back from the ADC result register is from the default POR value or the last valid ADC conversion. If one bit of ADC function disable register (REG0x16) is set to 1 during the ADC conversion cycle, the SGM41529 finishes this channel conversion in this cycle, and not converts this channel in next cycle.

In continuous conversion mode, as long as the EN_ADC bit is set to 1, the ADC circuitry is active even if all ADC channel conversion is disabled by REG0x16. In one-shot mode, the EN_ADC bit is cleared automatically if all ADC channel conversion is disabled. Once one bit in REG0x16 is set to 0, the ADC conversion begins soon.

In continuous conversion mode, the ADC DONE STAT bit keeps 0 and ADC_DONE_FLAG bit remains unchanged. The ADC_DONE_STAT and ADC_DONE_FLAG bits are set when a one-shot conversion is completed.

To exit the ADC measurement, one of following ways is possible to do:

1. Set the EN_ADC bit to 0. The ADC measurement stops immediately. The last valid ADC measurement value can be read back into the ADC measurement result registers.

2. Set all ADC function disable bits in REG0x16 to 1. The ADC stops after the current cycle measurement is completed. 3. Set the ADC_RATE bit to 1. The ADC conversion can be set to one-shot conversion mode. The ADC stops after one cycle measurement is completed.

If an adaptor is plugged in, the ADC suspends, and it resumes after SGM41529 finishes the input source detection. Other than that, ADC conversion always keeps normal operation even a fault occurs in SGM41529.

Status Outputs Pins (nPG, STAT and nINT) Power Good Indication (nPG Pin)

When a good input source is connected to VBUS and input type is detected, the PG_STAT status bit goes high and the nPG pin goes low. A good input source is detected if all the following conditions on V_{VBIIS} are satisfied and input type detection is completed:

• V_{VBUS} is in the operating range: V_{VBUS} $_{UVLOS}$ < V_{VBUS} $_{CV}$.

• Input source is not poor: $V_{VBUS} > V_{BAD-SRC} + V_{BAD-SRC-HYS}$ (100mV TYP) when IBAD_SRC (15mA TYP) loading is applied. (Poor source detection.)

• Completed input source type detection.

Charge Status Indication (STAT Pin)

Charging state is indicated with the open-drain STAT pin as explained in [Table 6.](#page-29-0) This pin is able to drive an LED (see [Figure 1\)](#page-16-0).

nINT Interrupt Output Pin

When a new update occurs in the charger states, a 256μs negative pulse is sent through the nINT pin to interrupt the host. The host may not continuously monitor the charger device and by receiving the interrupt, it can react and check the charger situation on time. By default, each of the following events will generate a nINT pulse.

- 1. Good input power source is detected.
	- a) V_{VBUS} < V_{VBUS} ov
	- b) V_{VBUS} > V_{BAD} src when I_{BAD} src current is applied
- 2. Good input power source is removed.
- 3. Entering thermal regulation.
- 4. Entering VINDPM regulation.
- 5. Entering IINDPM regulation.
- 6. Watchdog timer expired.
- 7. VBUS_STAT[2:0] bits change.
- 8. TS_STAT[2:0] bits change.

9. CHRG_STAT[2:0] bits change, including charge complete. 10. A rising edge on any of the *_STAT bits of REG0x0B to REG0x0E.

- 11. Battery over-voltage is detected.
- 12. Thermal shutdown.
- 13. VBUS over-voltage is detected.

14. Charge safety timer expired, including pre-charge timer expired.

If the event mask bit is set to 1, the corresponding nINT pulse does not send out when the event happens. For each event, there are three related bits:

1. STAT bit: holding the current status.

2. FLAG bit: holding nINT event information, ignore the current status.

3. MASK bit: prevent the event from sending out nINT.

When each of the above events occurs, the SGM41529 sends out a nINT pulse and reports the event source through the corresponding FLAG registers. After the host reads the FLAG register bits, they are automatically reset to 0, and to re-assert the FLAG requires a new rising edge on STAT bit. The example is shown in [Figure 12.](#page-29-1)

Figure 12. Example of nINT Generation Behavior

Input Current Limit on ILIM Pin

The device has an additional hardware pin on ILIM to clamp input current limit for safe operation. A resistor between ILIM pin and GND can set the clamped input current limit as:

$$
I_{INMAX} = \frac{K_{ILIM}}{R_{ILIM}}
$$
 (3)

For example, if EN_ILIM = 1 and the IINDPM[4:0] register is 3A , a 750Ω resistor is connected between ILIM and ground, the actual input current limit is clamped to 1.347A (K_{ILIM} = 1010 TYP). When ILIM pin voltage is higher than 0.8V, the SGM41529 clamps the input current and enters input current regulation. The same behavior as entering IINDPM through IINDPM[4:0] register, the IINDPM_STAT and IINDPM_FLAG bits are also set and SGM41529 reports a nINT if the IINDPM_MASK bit is 0.

When EN ILIM = 1 and the input current is not clamped by ILIM pin, the ILIM pin voltage $(V_{ILM}$, lower than 0.8V) is proportional to the actual input current. In this case, the input current can be monitored and calculated by:

$$
I_{IN} = \frac{K_{ILIM} \times V_{ILIM}}{R_{ILIM} \times 0.8V}
$$
 (4)

For example, with a 750Ω ILIM resistor, the 0.4V ILIM voltage corresponds to 0.673A input current. If ILIM pin is shorted to GND, the ILIM won't help on limiting the input current and the limit is set by the IINDPM[4:0] register. If ILIM pin is open, the ILIM voltage will float above 0.8V, and the input current is limited to zero.

Setting EN_ILIM bit to 0 can disable the ILIM pin clamping function as well as the input current monitoring function. Either enable or disable ILIM pin function operation takes effect immediately.

SGM41529 Protection Features Monitoring of Voltage and Current

During the converter operation, the input and system voltages $(V_{VBUS}$ and V_{SYS}) and switch currents are constantly monitored to assure safe operation of the device in both Buck and Boost modes, as described below.

Boost Mode Voltage and Current Monitoring

1. Input Under-Voltage (VBUS_UVP)

The Boost converter stops switching once VBUS voltage falls below V_{BAD} sRc during operation. During VBUS under-voltage, the PG STAT and PG FLAG bits can be set, and a nINT pulse is asserted to notify the host. When the under-voltage condition disappears, the device automatically resumes switching.

2. Input Over-Voltage (VBUS_OVP)

The input voltage range for Boost mode operation is above V_{BAD} s_{RC} and below V_{VBUS} _{OV}. Converter switching will stop as soon as VBUS voltage exceeds V_{VBUS OV} over-voltage limit. During VBUS over-voltage, the SGM41529 sets the VBUS_OVP_STAT and VBUS_OVP_FLAG bits, and reports a nINT pulse if the VBUS_OVP_MASK bit is set to 0. When the over-voltage condition disappears, the Boost converter automatically resumes switching again.

3. System Over-Voltage (SYSOVP)

During a system load transient, the device clamps the system voltage to protect the system components from over-voltage. The SYSOVP threshold is related to the battery voltage. When V_{BAT} < $V_{SYS~MIN}$, the SYSOVP threshold is $V_{SYS~MIN}$ + 860mV (TYP). When $V_{BAT} > V_{SYS~MIN}$, the SYSOVP is V_{BAT} + 660mV (TYP). Once a SYSOVP occurs, switching stops to clamp any overshoot and a 12mA (TYP) sink current is applied to SYS to pull the voltage down.

4. System Over-Current (SYSOCP)

To protect system from overloading or short-circuit event, the device continually compares V_{SYS} to V_{VBUS} . If the IINDPM is triggered and the heavy load further cause the SYS voltage drop to below VBUS voltage more than 250mV, the SGM41529 stops switching and automatically tries to resume from this fault condition. If 7 consecutive retry failures are detected, the EN_HIZ bit is set automatically. The SGM41529 sets the SYS SHORT FLAG and reports a nINT to host if the SYS_SHORT_MASK is 0.

OTG Buck Mode Voltage and Current Monitoring

In Buck mode, the QBLK (blocking FET) and LSFET (low-side switch) FET currents and VBUS voltage are monitored for protection.

1. Output Over-Voltage Protection for VBUS

In Buck mode, converter stops switching and exits Buck mode (by clearing EN_OTG bit) if VBUS voltage rises above regulation and exceeds the $V_{\text{OTG OVP}}$ over-voltage limit (6V TYP). A nINT pulse is sent and the OTG_FLAG bit is set high.

2. Output Over-Current Protection for VBUS

In OTG Buck mode, when OTG output current is higher than OTG ILIM[3:0] bits and VBUS drops to lower than 3.2V, the Buck converter stops switching. The device automatically tries to resume from this fault condition. After 7 consecutive retry failures, the EN_OTG bit is cleared, the OTG_FLAG bit is set, and a nINT is pulsed to notify the host.

Thermal Regulation and Thermal Shutdown *Boost Mode Thermal Protections*

Internal junction temperature (T_J) is always monitored to avoid overheating. A limit of +120 ℃ is considered for maximum IC surface temperature in Boost mode and if T_{J} intends to exceed this level, the device reduces the charge current to keep maximum temperature limited to +120℃ (thermal regulation mode) and sets the TREG_STAT bit to 1. As expected, the charging current is always lower than programmed value under thermal regulation conditions. The safety timer runs at half clock rate, and the charge termination is disabled. The thermal regulation temperature is programmable from +60℃ to +120℃ with 20℃ step.

If the junction temperature exceeds T_{SHUT} (+150°C), thermal shutdown protection arises in which the converter is turned off, the SGM41529 sets the TSHUT_STAT and TSHUT_FLAG bits, and reports a nINT pulse if the TSHUT_MASK bit is set to 0. When the device recovers and T_J falls below the hysteresis band of $T_{SHUTHYS}$ (30°C under T_{SHUT}), the converter resumes automatically.

OTG Buck Mode Thermal Protections

Similar to Boost mode, T_J is monitored in OTG Buck mode for thermal shutdown protection. If junction temperature exceeds T_{SHUT} (+150℃), the Buck mode stops switching and the EN_OTG bit is reset to 0 automatically. Similarly, the SGM41529 sets the TSHUT_STAT and TSHUT_FLAG bits, and reports a nINT pulse if the TSHUT_MASK bit is set to 0. If T_J falls below the hysteresis band of T_{SHUT HYS} (30°C under T_{SHUT}), the Buck mode can recover again by re-enabling EN OTG bit by the host.

Battery Protections

Battery Over-Voltage Protection (BATOVP)

The over-voltage protection threshold of the battery pin is 4% above the programmed battery regulation voltage (V_{REG}) during charging phase. In case of a BATOVP, charging stops right away, the SGM41529 sets the BATOVP_STAT and BATOVP FLAG bits, and reports a nINT pulse if the BATOVP MASK bit is set to 0.

Battery Over-Discharge Protection

When the battery is discharged below VBAT SHORT FALLING, the BATFET is turned off to protect battery from over-discharge. An input source plug-in is required to recover from over-discharge and turn on the BATFET again. The battery is charged with I_{BAT} short current when the V_{BAT} < V_{BAT} short, or IPRECHG when V_{BAT} is between V_{BAT} SHORT and V_{BAT LOW}.

I 2 CSerialInterfaceand Data Communication

Standard I^2C interface is used to program SGM41529 parameters and get status reports. I²C is the well-known 2-wire serial communication interface that can connect one (or more) master device(s) to some slave devices for two-way communication. The bus lines are named serial data (SDA) and serial clock (SCL). The device that initiates a data transfer is a master. A master generates the SCL signal. Slave devices have unique addresses to identify. A master is typically a micro controller or a digital signal processor.

The SGM41529 operates as a slave device that address is 0x6B (6BH). It has 38 8-bit registers, numbered from REG0x00 to REG0x25. A register read beyond REG0x25 (0x25) returns 0xFF.

Physical Layer

The standard I^2C interface of SGM41529 supports standard mode and fast mode communication speeds. The frequency of stand mode is up to 100kbits/s, while the fast mode is up to 400kbits/s. Bus lines are pulled high by weak current source or pull-up resistors are in logic high state with no clocking when the bus is free. The SDA pin is open-drain.

I 2 C Data Communication START and STOP Conditions

A transaction is started by taking control of the bus by master if the bus is free. The transaction is terminated by releasing the bus when the data transfer job is done as shown in [Figure](#page-31-0) [13.](#page-31-0) All transactions are started by master which applies a START condition on the bus lines to take over the bus and exchange data. In the end, the master terminates the transaction by applying one (or more) STOP condition. START condition is generated by master when SCL is high and a high to low transition on the SDA. Similarly, a STOP is defined when SCL is high and SDA goes from low to high. After a START and before a STOP, the bus is considered busy. By the way, only a master can send out the START and STOP signals.

Figure 13. I 2 C Bus in START and STOP Conditions

Data Bit Transmission and Validity

The data bit (high or low) must remain stable on the SDA line during the high period of the clock. The state of the SDA can only change when the clock (SCL) is low. For each data bit transmission, one clock pulse is generated by master. Bit transfer in I 2 C is shown i[n Figure 14.](#page-31-1)

Figure 14. I 2 C Bus Bit Transfer

Byte Format

Data is transmitted in 8-bit packets (one byte at a time). The number of bytes in one transaction is not limited. In each packet, the 8 bits are sent successively with the Most Significant Bit (MSB) first. An acknowledge (or not-acknowledge) bit must come after the 8 data bits. This bit informs the transmitter whether the receiver is ready to proceed for the next byte or not. [Figure 15](#page-32-0) shows the byte transfer process with I²C interface.

Acknowledge (ACK) and Not Acknowledge (NCK)

After transmission of each byte by transmitter, an acknowledge bit is replied by the receiver as the ninth bit. With the acknowledge bit, the receiver informs the transmitter that the byte is received, and another byte is expected or can be sent (ACK) or it is not expected (NCK = not ACK). Clock (SCL) is always generated by master, including the acknowledge ninth bit, no matter who is acting as transmitter or receiver. SDA line is released for receiver control during the acknowledge clock pulse. And the receiver can pull the SDA line low as ACK (reply a 0 bit) or let it be high as NCK during the SCL high pulse. After that, the master can either apply a STOP (P) condition to end the transaction or send a new START (S) condition to start a new transfer (called repeated start). For example, when master wants to read a register in slave, one start is needed to send the slave address and register address, and then without a STOP condition, another start is sent by master to initiate the receiving transaction from slave. Master then sends the STOP condition and releases the bus.

Data Direction Bit and Addressing Slaves

The first byte sent by master after the START is always the target slave address (7 bits) and an eighth data-direction bit (R/\overline{W}) . R/ \overline{W} bit is 0 for a WRITE transaction and 1 for READ (when master is asking for data). Data direction is the same for all next bytes of the transaction. To reverse it, a new START or repeated START condition must be sent by master (STOP will end the transaction). Usually the second byte is also a WRITE, sending the register address that is supposed to be accessed in the next byte(s). The 7-bit slave address is 1101011b (0x6B). The address bit arrangement is shown below, as shown in [Figure 16](#page-32-1) and [Figure 17.](#page-32-2)

Figure 17. Data Transfer Transaction

WRITE: If the master wants to write in the register, the third byte can be written directly as shown in [Figure 18](#page-33-0) for a single write data transfer. After receiving the ACK, the master may issue a STOP condition to end the transaction or send the next register data, which will be written to the next address in a slave as multi-write. A STOP is needed after sending the last data.

READ: If the master wants to read a single register [\(Figure](#page-33-1) [19\)](#page-33-1), it sends a new START condition along with device address with R/\overline{W} bit = 1. After ACK is received, the master reads the SDA line to receive the content of the register. Master replies with NCK to inform slave that no more data is needed (single read) or it can send an ACK to request for sending the next register content (multi-read). This can continue until an NCK is sent by master. A STOP must be sent by master in any case to end the transaction.

Data Transactions with Multi-Read or Multi-Write

Multi-read and multi-write are supported by SGM41529 for REG0x00 through REG0x25 registers, as explained in [Figure 20](#page-34-0) and [Figure 21.](#page-35-0)

Figure 20. A Multi-Write Transaction

Figure 21. A Multi-Read Transaction

REGISTER MAPS

All registers are 8-bit and individual bits are named from D[0] (LSB) to D[7] (MSB).

I 2 C Register Address Map

Bit Types:

- R: Read only
- R/W: Read/Write
- RC: Read clears the bit

R/WC: Read/Write. Writing a '1' clears the bit. Writing a '0' has no effect.

REG0x00: Battery Voltage Regulation Limit Register [Reset = 0xA0]

REG0x01: Charge Current Limit Register [Reset = 0x5E]

REG0x02: Input Voltage Limit Register [Reset = 0x84]

REG0x03: Input Current Limit Register [Reset = 0x39]

REG0x04: Pre-Charge and Termination Current Limit Register [Reset = 0x22]

REG0x05: Charger Control 1 Register [Reset = 0x9D]

REG0x06: Charger Control 2 Register [Reset = 0x7D]

REG0x07: Charger Control 3 Register [Reset = 0x02]

REG0x08: Charger Control 4 Register [Reset = 0x0D]

REG0x09: OTG Control Register [Reset = 0xF6]

REG0x0A: ICO Current Limit Register [Reset = 0xXX]

REG0x0B: Charger Status 1 Register [Reset = 0xXX]

REG0x0C: Charger Status 2 Register [Reset = 0xXX]

REG0x0D: NTC Status Register [Reset = 0x0X]

REG0x0E: FAULT Status Register [Reset = 0xX0]

REG0x0F: Charger Flag 1 Register [Reset = 0x00]

REG0x10: Charger Flag 2 Register [Reset = 0x00]

REG0x11: FAULT Flag Register [Reset = 0x00]

REG0x12: Charger Mask 1 Register [Reset = 0x00]

REG0x13: Charger Mask 2 Register [Reset = 0x00]

REG0x14: Fault Mask Register [Reset = 0x00]

REG0x15: ADC Control Register [Reset = 0x30]

REG0x16: ADC Function Disable Register [Reset = 0x00]

REG0x17: IBUS ADC 1 Register [Reset = 0x00]

REG0x18: IBUS ADC 0 Register [Reset = 0x00]

REG0x19: ICHG ADC 1 Register [Reset = 0x00]

REG0x1A: ICHG ADC 0 Register [Reset = 0x00]

REG0x1B: VBUS ADC 1 Register [Reset = 0x00]

REG0x1C: VBUS ADC 0 Register [Reset = 0x00]

REG0x1D: VBAT ADC 1 Register [Reset = 0x00]

REG0x1E: VBAT ADC 0 Register [Reset = 0x00]

REG0x1F: VSYS ADC 1 Register [Reset = 0x00]

REG0x20: VSYS ADC 0 Register [Reset = 0x00]

REG0x21: TS ADC 1 Register [Reset = 0x00]

REG0x22: TS ADC 0 Register [Reset = 0x00]

REG0x23: TDIE ADC 1 Register [Reset = 0x00]

REG0x24: TDIE ADC 0 Register [Reset = 0x00]

REG0x25: Part Information Register [Reset = 0x18]

APPLICATION INFORMATION

The SGM41529 is typically used as a charger with power path management in smart phones, tablets and other portable devices. In the design, it comes along with a host controller (a processor with I²C interface) and a 2-cell Li-Ion or Li-polymer battery.

Detailed Design Procedure Inductor Selection

The inductor selection mainly considers the inductance, the saturation current and heat rating current. The saturation current and heat rating current are better to higher than the possible maximum current considering the inductor current ripple as following formula:

$$
I_{SAT} > I_{IN} + \frac{\Delta I}{2}
$$
 (5)

The inductor ripple current (∆I) depends on input voltage (V_{VBUS}), output voltage (V_{SYS}), inductor (L) and switching frequency (f_{SW}) :

$$
\Delta I = \frac{V_{VBUS} \times (V_{SYS} - V_{VBUS})}{V_{SYS} \times f_{SW} \times L}
$$
 (6)

An inductor with a larger value results in less ripple current and a lower peak inductor current, reducing stress on the power MOSFET. However, the larger value inductor has a larger physical size, a higher series resistance, and a lower saturation current. For trade-off between the inductor power loss and size, it is recommended to choose the inductor ripple current to be approximated 20% - 40% of the maximum input current.

VBUS and PMID Capacitor

The effective capacitance of VBUS and PMID should be enough to absorb the VBUS input switching ripple current. The equation below shows the input capacitor RMS current **ICIN** calculation.

$$
I_{\text{CIN}} = \frac{\Delta I}{2 \times \sqrt{3}} \approx 0.29 \times \Delta I
$$
 (7)

Low ESR ceramic capacitors are recommended for input capacitor. The input capacitor voltage ripple can be calculated as follow:

$$
\Delta V_{\text{IN}} = \frac{V_{\text{IN}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{IN}}} \times \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \tag{8}
$$

VSYS Capacitor

The VSYS output current of the Boost converter is discontinuous and therefore requires an output capacitor (C_{SYS}) to supply AC current to the load. Ripple current rating of VSYS output capacitor should be higher than the maximum output ripple. The output capacitor RMS current can be calculated by below equation and the maximum value occurs at the highest V_{SYS} and the lowest V_{VBIIS} .

$$
I_{\text{COUT}} = I_{\text{IOUT}} \times \sqrt{\frac{D}{1 - D}} = \left(I_{\text{CHG}} + I_{\text{SYS}}\right) \times \sqrt{\frac{V_{\text{SYS}} - V_{\text{VBUS}}}{V_{\text{VBUS}}}}\qquad(9)
$$

For the best performance, low ESR ceramic capacitors are recommended. The output voltage ripple can be estimated as follow:

$$
\Delta V_{\text{sys}} = \frac{I_{\text{OUT}} \times D}{f_{\text{SW}} \times C_{\text{sys}}}
$$
 (10)

Layout Guidelines

The switching node (SW) creates very high frequency noises, which are several times higher than f_{SW} (1.5MHz) due to sharp rise and fall times of the voltage and current in the switches. To reduce the ringing issues and noise generation, it is important to design a proper layout for minimizing the current path impedance and loop area. The following considerations can help to make a better layout.

1. Place all the output capacitors as close as possible to SYS and BAT pins. The capacitors ground pins need to be connected to the IC ground with GND plane or short copper trace connections.

2. Place the input capacitor between PMID and GND pins as close as possible to the chip with the shortest copper connections (avoid vias). Choose the smallest capacitor size.

3. Connect one pin of the inductor as close as possible to the SW pin of the device and minimize the copper area connected to the SW node to reduce capacitive coupling from SW area to nearby signal traces. This decreases the noise induced through parasitic stray capacitances and displacement currents to other conductors. SW connection should be wide enough to carry the charging current. Keep other signals and traces away from SW if possible.

APPLICATION INFORMATION (continued)

4. Place output capacitor GND pin as close as possible to the GND pin of the device and the GND pin of input capacitor C_{IN} . It is better to avoid using vias for these connections and keep the high frequency current paths short enough and on the same layer. A GND copper layer under the component layer helps to reduce noise emissions. Pay attention to the DC current and AC current paths in the layout and keep them short and decoupled as much as possible.

5. For analog signals, it is better to use a separate analog ground (AGND) branched only at one point from GND pin. To avoid high current flow through the AGND path, it should be connected to GND only at one point (preferably the GND pin). 6. Place decoupling capacitors close to the IC pins with the shortest possible copper connections.

7. Solder the exposed thermal pad of the package to the PCB ground planes. Ensure that there are enough thermal vias directly under the IC, connecting to the ground plane on the other layers for better heat dissipation and cooling of the device.

8. Select proper sizes for the vias and ensure enough copper is available to carry the current for the given current path. Vias usually have some considerable parasitic inductance and resistance.

Figure 22. Layout Example

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (NOVEMBER 2024) to REV.A Page

PACKAGE OUTLINE DIMENSIONS TQFN-4×4-24L

SIDE VIEW

TOP VIEW BOTTOM VIEW

RECOMMENDED LAND PATTERN (Unit: mm)

NOTE: This drawing is subject to change without notice.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

CARTON BOX DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

