SGM12213A

## SP3T MIPI RFFE High Power Switch

## GENERAL DESCRIPTION

The SGM12213A is a single-pole/three-throw (SP3T) switch, which supports a wide operating frequency from 0.4 GHz to 5.8 GHz . The device provides low insertion loss and high isolation performance. These specifications make the device appropriate for 2G/3G/4G/5G applications, which need high power processing and high linearity.

No external DC blocking capacitors are required on the RF paths as long as no external DC voltage is applied, which can save PCB area and cost.

The SGM12213A is available in a Green ULGA-1.1× 1.1-9L package.

## APPLICATIONS

2G/3G/4G/5G Applications

## FEATURES

- Operating Frequency Range: 0.4 GHz to 5.8 GHz
- Low Insertion Loss
- High Isolation
- MIPI RFFE V2.1 Interface Compatible
- Input 0.1dB Compression Point: 40dBm
- Capable of 1.8 V Operation
- No External DC Blocking Capacitors Required
- The ID Pin to Control Two Devices on the Same RFFE Bus with Separate Product ID's
- Available in a Green ULGA-1.1×1.1-9L Package


## BLOCK DIAGRAM



Figure 1. SGM12213A Block Diagram

## PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE <br> DESCRIPTION | SPECIFIED <br> TEMPERATURE <br> RANGE | ORDERING <br> NUMBER | PACKAGE <br> MARKING | PACKING <br> OPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SGM12213A | ULGA- $1.1 \times 1.1-9 \mathrm{~L}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SGM12213AYULA9G/TR | $2 R$ | Tape and Reel, 3000 |

## MARKING INFORMATION

NOTE: Fixed character for 2R.


Green (RoHS \& HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.
ABSOLUTE MAXIMUM RATINGSSupply Voltage, $\mathrm{V}_{10}$2.5 V
SDA, SCL Control Voltage ..... 2.5 V
Maximum Power Handling40dBm (1:1 VSWR, $\left.+90^{\circ} \mathrm{C}, 25 \% \mathrm{DC}\right)$
Junction Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10s) ..... $+260^{\circ} \mathrm{C}$
ESD Susceptibility
HBM. ..... 2000V
CDM ..... 2000V
RECOMMENDED OPERATING CONDITIONS
Operating Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage, $\mathrm{V}_{\mathrm{I}}$ ..... 1.65 V to 1.95 V
SDA Logic Output Low Voltage 0 V to $\left(0.2 \times \mathrm{V}_{\text {IO }}\right)$
SDA Logic Output High Voltage. ..... $\left(0.8 \times \mathrm{V}_{\mathrm{I}}\right)$ to $\mathrm{V}_{\mathrm{IO}}$
SDA, SCL Logic High Current. $0.1 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## PIN CONFIGURATION

(TOP VIEW)


ULGA-1.1×1.1-9L

## PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VIO | Supply Voltage. |
| 2 | ID | Product ID. |
| 3 | RF2 | RF Port 2. |
| 4 | RFCOM | RF Common Port. |
| 5 | RF3 | RF Port 3. |
| 6 | RF1 | RF Port 1. |
| 7 | SDA | RFFE Data Signal. |
| 8 | SCL | RFFE Clock Signal. |
| 9 | GND | Ground. |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{10}=1.65 \mathrm{~V}\right.$ to 1.95 V , typical values are at $\mathrm{V}_{10}=1.8 \mathrm{~V}$, input and output resistance $=50 \Omega, \mathrm{SDA} / \mathrm{SCL}=1.8 \mathrm{~V} / 0 \mathrm{~V}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Characteristics |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{10}$ |  | 1.65 | 1.8 | 1.95 | V |
| Supply Current | Ivio | Active mode |  | 60 | 100 | $\mu \mathrm{A}$ |
|  |  | Low power mode |  | 5 | 10 |  |
| Turn-On Time | $\mathrm{t}_{\mathrm{O}}$ | $50 \% \mathrm{~V}_{\text {DD }}$ to $90 \%$ RF |  |  | 30 | $\mu \mathrm{s}$ |
| RF Path Switching Time | $\mathrm{t}_{\text {sw }}$ | Switching CMD 50\% SCL to 90\%/10\% RF |  | 1 | 2 | $\mu \mathrm{s}$ |
| Wake Up Time | $\mathrm{t}_{\mathrm{wk}}$ | End of low power state 50\% SCL to 90\% RF |  | 10 | 15 | $\mu \mathrm{s}$ |
| VIO Reset Time | $\mathrm{t}_{\text {RST }}$ | VIO off to it starts to re-power up | 10 |  |  | $\mu \mathrm{s}$ |
| RF Characteristics |  |  |  |  |  |  |
| $\begin{array}{\|l} \text { Insertion Loss } \\ \text { (RF1/RF2/RF3 to RFCOM) } \end{array}$ | IL | $\mathrm{f}_{0}=0.4 \mathrm{GHz}$ to 1.0 GHz |  | 0.34 | 0.52 | dB |
|  |  | $\mathrm{f}_{0}=1.0 \mathrm{GHz}$ to 2.0 GHz |  | 0.40 | 0.64 |  |
|  |  | $\mathrm{f}_{0}=2.0 \mathrm{GHz}$ to 2.7 GHz |  | 0.48 | 0.73 |  |
|  |  | $\mathrm{f}_{0}=3.0 \mathrm{GHz}$ to 3.8 GHz |  | 0.51 | 0.81 |  |
|  |  | $\mathrm{f}_{0}=4.8 \mathrm{GHz}$ to 5.8 GHz |  | 0.64 | 1.09 |  |
| Isolation <br> (RF1/RF2/RF3 to RFCOM) | ISO | $\mathrm{f}_{0}=0.4 \mathrm{GHz}$ to 1.0 GHz | 32 | 42 |  | dB |
|  |  | $\mathrm{f}_{0}=1.0 \mathrm{GHz}$ to 2.0 GHz | 25 | 35 |  |  |
|  |  | $\mathrm{f}_{0}=2.0 \mathrm{GHz}$ to 2.7 GHz | 22 | 30 |  |  |
|  |  | $\mathrm{f}_{0}=3.0 \mathrm{GHz}$ to 3.8 GHz | 17 | 25 |  |  |
|  |  | $\mathrm{f}_{0}=4.8 \mathrm{GHz}$ to 5.8 GHz | 15 | 23 |  |  |
| $2^{\text {nd }}$ Harmonics <br> (RF1/RF2/RF3 to RFCOM) | $2 \mathrm{f}_{0}$ | $\mathrm{f}_{0}=900 \mathrm{MHz}, \mathrm{P}_{\text {in }}=26 \mathrm{dBm}$ |  | -101 | -95 | dBc |
|  |  | $\mathrm{f}_{0}=900 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=35 \mathrm{dBm}$ |  | -90 | -86 |  |
|  |  | $\mathrm{f}_{0}=1900 \mathrm{MHz}, \mathrm{PIN}=32 \mathrm{dBm}$ |  | -93 | -80 |  |
| $3^{\text {rd }}$ Harmonics (RF1/RF2/RF3 to RFCOM) | $3 \mathrm{f}_{0}$ | $\mathrm{f}_{0}=900 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=26 \mathrm{dBm}$ |  | -96 | -94 | dBc |
|  |  | $\mathrm{f}_{0}=900 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=35 \mathrm{dBm}$ |  | -80 | -75 |  |
|  |  | $\mathrm{f}_{0}=1900 \mathrm{MHz}, \mathrm{P}_{\mathrm{IN}}=32 \mathrm{dBm}$ |  | -93 | -85 |  |
| Input Return Loss (RFCOM to RF1/RF2/RF3) | RL | $\mathrm{f}_{0}=0.4 \mathrm{GHz}$ to 2.7 GHz |  | 22 |  | dB |
|  |  | $\mathrm{f}_{0}=2.7 \mathrm{GHz}$ to 5.8 GHz |  | 17 |  |  |
| Input 0.1dB Compression Point (RFCOM to RF1/RF2/RF3) | $\mathrm{P}_{0.1 \mathrm{~dB}}$ | $\mathrm{f}_{0}=0.4 \mathrm{GHz}$ to $2.7 \mathrm{GHz}, \mathrm{CW}$ |  | 40 |  | dBm |
|  |  | $\mathrm{f}_{0}=3.0 \mathrm{GHz}$ to $5.8 \mathrm{GHz}, \mathrm{CW}$ |  | 38 |  |  |
| $22^{\text {nd }}$ Order Intermodulation | IMD2 | $\begin{aligned} & f_{0}=836.5 \mathrm{MHz}, P_{\text {IN }}=20 \mathrm{dBm} \\ & \mathrm{f}_{1}=1718 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=20 \mathrm{dBm} \end{aligned}$ |  | 90 |  | dBc |
| $3{ }^{\text {rd }}$ Order Intermodulation | IMD3 | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=836.5 \mathrm{MHz}, \mathrm{P}_{\mathrm{N}}=20 \mathrm{dBm} \\ & \mathrm{f}_{1}=791.5 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=20 \mathrm{dBm} \end{aligned}$ |  | 88 |  | dBc |
|  |  | $\begin{aligned} & \mathrm{f}_{0}=1760 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=20 \mathrm{dBm} \\ & \mathrm{f}_{1}=1950 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=20 \mathrm{dBm} \end{aligned}$ |  | 88 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=2535 \mathrm{MHz}, \mathrm{P}_{\mathrm{in}}=20 \mathrm{dBm} \\ & \mathrm{f}_{1}=2415 \mathrm{MHz}, \mathrm{P}_{\text {IN }}=20 \mathrm{dBm} \end{aligned}$ |  | 86 |  |  |

MIPI RFFE READ AND WRITE TIMING


Figure 2. Register Write Command Timing Diagram

_- Signal Driven by Master
..-.-... Signal Not Driven; Pull-Down Only
_- Signal Driven by Slave
...... For Reference Only

SCL

SDA


Figure 3. Register Read Command Timing Diagram

## COMMAND SEQUENCE BIT DEFINITIONS

| Type | SSC | Command Frame Bits |  |  |  |  | Parity Bits | Bus Park Cycle | Extended Operation |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C[11:8] | C[7] | C[6:5] | C[4] | C[3:0] |  |  | Data Frame Bits | Parity Bits | Bus Park Cycle | Data Frame Bits | Parity <br> Bits | Bus <br> Park <br> Cycle |
| Reg Write | Y | SA[3:0] | 0 | 10 | A[4] | A[3:0] | Y | - | D[7:0] | Y | Y | - | - | - |
| $\begin{gathered} \text { Reg } \\ \text { Read } \end{gathered}$ | Y | SA[3:0] | 0 | 11 | A[4] | A[3:0] | Y | Y | D[7:0] | Y | Y | - | - | - |
| Reg0 Write | Y | SA[3:0] | 1 | $\mathrm{D}[6: 5]$ | D[4] | D[3:0] | Y | Y | - | - | - | - | - | - |

Legends:
SSC = Sequence Start Command
SA = Slave Address
A = Register Address
D = Data Bit

SG Micro Corp

## REGISTER MAPS

## SW_CTRLO

Register Address: 0x00; R/W
Table 1. SW_CTRLO Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $D[7: 4]$ | Reserved | Reserved. | 0000 | R/W | No |
| D[3:0] | SW_CTRL | 0000: Isolation <br> 0001: RF1-RFCOM <br> 0100: RF3-RFCOM <br> $1000: R F 2-R F C O M ~$ | 0000 | R/W | No |

## SPARE

Register Address: 0x01; R/W
Table 2. SPARE Register Details

| Bits | Bit Name | Description | Default | Type | B/G | Trig |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| $D[7: 0]$ | Reserved | Reserved. | 00000000 | R/W | No | $0,1,2$ |

## RFFE_STATUS

Register Address: 0x1A; R/W
Table 3. RFFE_STATUS Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :--- | :---: | :--- | :--- | :--- | :--- |
| Trig |  |  |  |  |  |
| D[7] | UDR_RST | 0: Normal <br> 1: Software reset <br> During software reset, this register and all configurable registers are <br> set to their default values except for reserved registers. | 0 | R/W | No |
| D[6] | COMMAND_FRAME_ <br> PARITY_ERR | Command frame parity error. | 0 | R/W | No |
| D[5] | COMMAND_LENGTH_ERR | Command length error. | No |  |  |
| $D[4]$ | ADDRESS_FRAME_ <br> PARITY_ERR | Address frame parity error. | 0 | R/W | No |
| $D[3]$ | DATA_FRAME_PARITY_ | Data frame parity error. | R/W | No | No |
| $D[2]$ | RD_IVD_ADD | Read command to an invalid address. | R/W | No | No |
| $D[1]$ | WR_IVD_ADD | Write command to an invalid address. | 0 | R/W | No |
| $D[0]$ | BID_GID_ERR | Read command with a BROADCAST_ID or GSID. <br> When this register is read, it will be reset. |  |  |  |

## GROUP_SID

Register Address: 0x1B; R and R/W
Table 4. GROUP_SID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :--- | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $\mathrm{D}[7: 4]$ | Reserved | Reserved. | 0000 | R | No |
| $\mathrm{D}[3: 0]$ | GSID | Group slave ID. | No |  |  |

## REGISTER MAPS (continued)

## PM_TRIG

Register Address: 0x1C; R/W and W
Table 5. PM_TRIG Register Details

| Bits | Bit Name |  | Description | Default | Type | B/G | Trig |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}[7: 6]$ | PWR_MODE[1:0] | 00: Active - Normal <br> 01: Startup - All registers <br> 10: Active - Low power co <br> 11: Startup - All registers | are set to the default value ndition - All ports in isolation are set to the default value | 00 | R/W | Yes | No |
| D[5] | TRIGGER_MASK_2 | 0: TRIGGER_2 enabled <br> 1: TRIGGER_2 disabled | If any one of the three TRIGGER_MASK_x is set to logic '1', the corresponding trigger is disabled, in that case data written to a register associated with the trigger goes directly to the destination register. Otherwise, if the TRIGGER_MASK_x is set to logic ' 0 ', incoming data is written to the shadow register, and the destination register is unchanged until its corresponding trigger is asserted. | 0 | R/W | No | No |
| D[4] | TRIGGER_MASK_1 | 0: TRIGGER_1 enabled <br> 1: TRIGGER_1 disabled |  | 0 | R/W | No | No |
| D[3] | TRIGGER_MASK_0 | 0: TRIGGER 0 enabled <br> 1: TRIGGER_0 disabled |  | 0 | R/W | No | No |
| $D[2]$ | TRIGGER_2 | 0: Keep its associated destination registers unchanged <br> 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_2 is set to logic ' 0 ' |  | 0 | W | Yes | No |
| D [1] | TRIGGER_1 | 0 : Keep its associated destination registers unchanged 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_1 is set to logic ' 0 ' |  | 0 | W | Yes | No |
| D[0] | TRIGGER_0 | 0 : Keep its associated destination registers unchanged <br> 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_0 is set to logic '0' |  | 0 | W | Yes | No |

## PRODUCT ID

Register Address: 0x1D; R
Table 6. PRODUCT_ID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :--- | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| D[7:0] | PRODUCT_ID | Product number. <br> This value will be defined when the bias voltage of the ID pin changes. <br> GND to set to 000000110, VIO voltage for 00000111. | 00000111 <br> or <br> 00000110 | R | No | No | No |
| :---: |

MANUFACTURER_ID
Register Address: $0 \times 1$ ㅌ; R
Table 7. MANUFACTURER_ID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $\mathrm{D}[7: 0]$ | MANUFACTURER_ID[7:0] | Lower eight bits of Manufacturer ID. <br> Read-only. Note that during USID programming, the write command <br> sequence is executed on the register, but the value does not change. | 01001010 | R | No |

## MAN_USID

Register Address: 0x1F; R and R/W
Table 8. MAN_USID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $D[7: 6]$ | Reserved | Reserved. | 00 | $R$ | No |
| $D[5: 4]$ | MANUFACTURER_ID[9:8] | Upper two bits of Manufacturer ID. <br> Read-only. Note that during USID programming, the write command <br> sequence is executed on the register, but the value does not change. | 00 | $R$ | No |
| $D[3: 0]$ | USID | Unique slave identifier. | No |  |  |

sGmicao

## POWER ON AND OFF SEQUENCE

Once the VIO voltage drops to 0 V , the VIO waits at least $10 \mu$ s before repowering (see Figure 4).

In order to ensure the correct data transmission, SDA/SCL must be sent after VIO has been applied at least 120 ns. There must be at least $15 \mu$ s to apply RF power after VIO has been applied. Wait a minimum of typically $10 \mu$ s after RFFE bus is idle to apply an RF signal (see Figure 5).


Figure 4. Digital Supply Detail


Figure 6. Switch Event Timing

Do not apply RF power during switching. To ensure this, the RF power needs to be removed before the register write operation that changes the switching mode is completed (see Figure 6).

When the low power mode is used, a delay time of $10 \mu \mathrm{~s}$ is required to exit the low power mode (see Figure 7).


Figure 5. Digital Signal/RF Power-On Detail


Figure 7. Low Power Mode Exit Timing

## TYPICAL APPLICATION CIRCUIT



NOTE: * Matching for optimized RF performance, it may be changed according to different applications.
Figure 8. SGM12213A Typical Application Circuit

## EVALUATION BOARD LAYOUT



Figure 9. SGM12213A Evaluation Board Layout
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
APRIL 2024 - REV.A. 1 to REV.A. 2 ..... Page
Updated ESD Susceptibility .....  2
DECEMBER 2022 - REV.A to REV.A. 1 Page
Updated Electrical Characteristics .....  4
Changes from Original (JUNE 2022) to REV.A ..... Page
Changed from product preview to production data ..... All

## PACKAGE OUTLINE DIMENSIONS

## ULGA-1.1×1.1-9L



TOP VIEW


SIDE VIEW


BOTTOM VIEW


RECOMMENDED LAND PATTERN (Unit: mm)

| Symbol | Dimensions In Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | MOD | MAX |
| A | 0.530 | 0.580 | 0.630 |
| A1 | 0.150 | 0.180 | 0.210 |
| A2 | 1.000 | 0.400 BSC |  |
| D | 1.000 | 1.100 | 1.100 |
| E | 0.150 | 0.400 BSC |  |
| e | 0.200 |  |  |
| L | 0.050 REF |  |  |
| L1 |  |  |  |

NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

## REEL DIMENSIONS



## TAPE DIMENSIONS


$\longrightarrow$ DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | $\begin{gathered} \text { Reel Width } \\ \text { W1 } \\ (\mathrm{mm}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P2 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ULGA-1.1×1.1-9L | 7" | 8.6 | 1.26 | 1.26 | 0.72 | 4.0 | 4.0 | 2.0 | 8.0 | Q2 |

CARTON BOX DIMENSIONS


NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length <br> $(\mathrm{mm})$ | Width <br> $(\mathrm{mm})$ | Height <br> $(\mathrm{mm})$ | Pizza/Carton |
| :---: | :---: | :---: | :---: | :---: |
| $7^{\prime \prime}$ (Option) | 368 | 227 | 224 | 8 |
| $7^{\prime \prime}$ | 442 | 410 | 224 | 18 |

