

74HC573 Octal D-Type Transparent Latch with 3-State Outputs

GENERAL DESCRIPTION


The 74HC573 is an 8-bit D-type transparent latch with 3-state outputs that is designed for 2.0V to 5.5V $V_{\rm CC}$ operation. The device can be used for driving loads with high capacitance or relatively low-impedance, making it suitable for applications in buffer registers, I/O ports, bidirectional bus drivers and working registers.

The output enable \overline{OE} input is active-low. In this case, when the latch enable LE input is taken high, nQ outputs follow the data at nD inputs. When LE input is taken low, nQ outputs are latched to retain the setup data. When \overline{OE} is high, all outputs are in high-impedance state.

The output enable \overline{OE} input can make all outputs in high/low logic levels or high-impedance state, which has no influence on the inner working of the latches. When the outputs are in high-impedance state, the latch can retain old data or enter new data.

The 74HC573 is available in Green SOIC-20 and TSSOP-20 packages. It operates over an ambient temperature range of -40°C to +125°C.

LOGIC DIAGRAM



FEATURES

- Wide Supply Voltage Range: 2.0V to 5.5V
- +7.8mA/-7.8mA Output Current
- 8-Bit D-Type Transparent Latch
- CMOS Low Power Consumption
- 3-State Non-Inverting Outputs Suitable for Bus-Oriented Applications
- -40°C to +125°C Operating Temperature Range
- Available in Green SOIC-20 and TSSOP-20 Packages

APPLICATIONS

Computing: Server, PC and Notebook Telecom Equipment Medical Equipment

FUNCTION TABLE

	OUTPUT		
ŌĒ	LE	nQ	
L	Н	Н	Н
L	Н	L	L
L	L	X	Q_0
Н	Х	X	Z

H = High Voltage Level

L = Low Voltage Level

Z = High-Impedance State

X = Don't Care

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74HC573	SOIC-20	-40°C to +125°C	74HC573XS20G/TR	74HC573XS20 XXXXX	Tape and Reel, 1500
7400573	TSSOP-20	-40°C to +125°C	74HC573XTS20G/TR	08QXTS20 XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage Range, V _{CC} 0.5V to 7.0V
Input Voltage Range, $V_1^{(2)}$ 0.5V to MIN(7.0V, V_{CC} + 0.5V)
Output Voltage Range, $V_0^{(2)}$ -0.5V to MIN(7.0V, V_{CC} + 0.5V)
Input Clamp Current, I_{IK} ($V_I < 0V$ or $V_I > V_{CC}$)±20mA
Output Clamp Current, I_{OK} ($V_O < 0V$ or $V_O > V_{CC}$)±20mA
Continuous Output Current, I_O (V_O = 0V to V_{CC}) $\pm 35 mA$
Continuous Current through V _{CC} or GND±70mA
Junction Temperature ⁽³⁾ +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility
HBM6000V
CDM1000V

RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, V _{CC}	2.0V to 5.5V
Input Voltage Range, V _I	0V to V _{CC}
Output Voltage Range, Vo	0V to V _{CC}
Output Current, Io	±7.8mA
Input Transition Rise or Fall Rate, $\Delta t/\Delta V$	
V _{CC} = 2.0V	1000ns/V (MAX)
V _{CC} = 4.5V	500ns/V (MAX)
V _{CC} = 5.5V	400ns/V (MAX)
Operating Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
- 2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	ŌĒ	Output Enable Input (Active-Low).
2, 3, 4, 5, 6, 7, 8, 9	1D, 2D, 3D, 4D, 5D, 6D, 7D, 8D	Data Inputs.
19, 18, 17, 16, 15, 14, 13, 12	1Q, 2Q, 3Q, 4Q, 5Q, 6Q, 7Q, 8Q	Outputs.
10	GND	Ground.
11	LE	Latch Enable Input (Active-High).
20	Vcc	Supply Voltage.

ELECTRICAL CHARACTERISTICS

(Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
		V _{CC} = 2.0V	Full	1.50			
High-Level Input Voltage	V_{IH}	V _{CC} = 4.5V	Full	3.15			V
		V _{CC} = 5.5V	Full	3.85			
		V _{CC} = 2.0V	Full			0.50	
Low-Level Input Voltage	V_{IL}	V _{CC} = 4.5V	Full			1.35	V
		V _{CC} = 5.5V	Full			1.65	
		$V_{CC} = 2.0V, I_{OH} = -20\mu A$	Full	1.90	1.995		
	V _{он}	$V_{CC} = 4.5V$, $I_{OH} = -20\mu A$	Full	4.40	4.495		V
High-Level Output Voltage		$V_{CC} = 5.5V$, $I_{OH} = -20\mu A$	Full	5.40	5.495		
		$V_{CC} = 4.5V$, $I_{OH} = -6mA$	Full	3.84	4.290		
		$V_{CC} = 5.5V, I_{OH} = -7.8mA$	Full	4.84	5.260		
		$V_{CC} = 2.0V, I_{OL} = 20\mu A$	Full		0.005	0.1	
		$V_{CC} = 4.5V$, $I_{OL} = 20\mu A$	Full		0.005	0.1	
Low-Level Output Voltage	V_{OL}	$V_{CC} = 5.5V, I_{OL} = 20\mu A$	Full		0.005	0.1	V
		$V_{CC} = 4.5V$, $I_{OL} = 6mA$	Full		0.17	0.4	
		V _{CC} = 5.5V, I _{OL} = 7.8mA	Full		0.20	0.4	
Input Leakage Current	l ₁	$V_{CC} = 5.5V$, $V_I = V_{CC}$ or GND	Full		±0.1	±1	μA
Off-State Output Current	l _{oz}	$V_{CC} = 5.5V$, $V_O = V_{CC}$ or GND	Full		±0.1	±2	μΑ
Supply Current	Icc	$V_{CC} = 5.5V$, $V_I = V_{CC}$ or GND, $I_O = 0A$	Full		0.1	10	μΑ
Input Capacitance	Cı		+25°C		5		pF

DYNAMIC CHARACTERISTICS

(See Figure 1 for test circuit. Full = -40° C to $+125^{\circ}$ C, $C_L = 50$ pF, all typical values are measured at $T_A = +25^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	TEMP	MIN (1)	TYP	MAX (1)	UNITS
			V _{CC} = 2.0V	Full	1	35	110	
		nD to nQ, see Figure 2	V _{CC} = 4.5V	Full	1	12	35	ns
Propagation Delay (2)	_	Jose Figure 2	V _{CC} = 5.5V	Full	1	10	30	
Propagation Delay	t _{PD}		V _{CC} = 2.0V	Full	1	35	110	
		LE to nQ, see Figure 3	V _{CC} = 4.5V	Full	1	12	35	ns
		igare e	V _{CC} = 5.5V	Full	1	10	30	
			V _{CC} = 2.0V	Full	1	34	100	
Enable Time (2)	t _{EN}	OE to nQ, see Figure 4	V _{CC} = 4.5V	Full	1	11	30	ns
		3cc i iguic 4	V _{CC} = 5.5V	Full	1	10	25	
			V _{CC} = 2.0V	Full	1	13	35	
Disable Time ⁽²⁾	t _{DIS}	OE to nQ, see Figure 4	V _{CC} = 4.5V	Full	1	10	20	ns
			V _{CC} = 5.5V	Full	0.5	8	18	
	t _T	nQ, see Figure 2 and Figure 3	V _{CC} = 2.0V	Full	1	23	70	ns
Transition Time (2)			V _{CC} = 4.5V	Full	0.5	7	18	
			V _{CC} = 5.5V	Full	0.5	6	15	
			V _{CC} = 2.0V	Full	35			ns
Pulse Width	t _w	LE high, see Figure 3	V _{CC} = 4.5V	Full	13			
		See Figure 5	V _{CC} = 5.5V	Full	11			
			V _{CC} = 2.0V	Full	2			
Setup Time	t _{su}	Data before LE ↓, see Figure 5	V _{CC} = 4.5V	Full	1			ns
		See Figure 5	V _{CC} = 5.5V	Full	1			
Hold Time			V _{CC} = 2.0V	Full	3			
	t _H	Data after LE ↓, see Figure 5	V _{CC} = 4.5V	Full	2			ns
		see rigule 5	V _{CC} = 5.5V	Full	2			1
Power Dissipation Capacitance ⁽³⁾	C _{PD}	No load	•	+25°C		8		pF

NOTES:

- 1. Specified by design and characterization, not production tested.
- 2. t_{PD} is the same as t_{PLH} and t_{PHL} . t_{DIS} is the same as t_{PLZ} and t_{PHZ} . t_{EN} is the same as t_{PZL} and t_{PZH} . t_{T} is the same as t_{THL} and t_{TLH} .
- 3. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$$

where:

 f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


 C_L = Output load capacitance in pF.

V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{Sum of the outputs.}$

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

R_L: Load resistance.

C_L: Load capacitance (includes jig and probe).

 R_T : Termination resistance (equals to output impedance Z_0 of the pulse generator).


S1: Test selection switch.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT		LOAD		S1 POSITION		
V _{CC}	Vı	t _R , t _F	C _L	R_L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
2.0V to 5.5V	V _{CC}	≤ 6.0ns	50pF	1kΩ	Open	V _{CC}	GND

WAVEFORMS




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. Data Input nD to Output nQ Propagation Delays and Transition Times




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 3. Latch Enable Input LE to Output nQ Propagation Delays, Pulse Width and Transition Times



Test conditions are given in Table 1.


Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 4. Enable and Disable Times



WAVEFORMS (continued)



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

The shaded areas refer to when the input is allowed to change for predictable output performance.

Figure 5. Data Setup and Hold Times

Table 2. Measurement Points

SUPPLY VOLTAGE	INP	TUT		OUTPUT	
V _{CC}	Vı	V _M ⁽¹⁾	V _M	V _X	V _Y
2.0V to 5.5V	V _{CC}	0.5 × V _{CC}	0.5 × V _{CC}	0.1 × V _{CC}	0.9 × V _{CC}

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 6.0ns.


REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (DECEMBER 2023) to REV.A	Page
Changed from product preview to production data	All





PACKAGE OUTLINE DIMENSIONS SOIC-20





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions In Millimeters		Dimer In In	
	MIN	MAX	MIN	MAX
А	2.350	2.650	0.093	0.104
A1	0.100	0.300	0.004	0.012
A2	2.100	2.500	0.083	0.098
b	0.330	0.510	0.013	0.020
С	0.204	0.330	0.008	0.013
D	12.520	13.000	0.493	0.512
Е	7.400	7.600	0.291	0.299
E1	10.210	10.610	0.402	0.418
е	1.27	BSC	0.050	BSC
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


- Body dimensions do not include mode flash or protrusion.
 This drawing is subject to change without notice.




PACKAGE OUTLINE DIMENSIONS

TSSOP-20





RECOMMENDED LAND PATTERN (Unit: mm)



Cumbal	Dimensions In Millimeters				
Symbol	MIN	MOD	MAX		
Α	-	-	1.200		
A1	0.050	-	0.150		
A2	0.800	-	1.050		
b	0.190	-	0.300		
С	0.090	-	0.200		
D	6.400	-	6.600		
E	4.300	-	4.500		
E1	6.200	-	6.600		
е		0.650 BSC			
L	0.450	-	0.750		
Н	0.250 TYP				
θ	0°	-	8°		
ccc		0.100			


NOTES:

- 1. Body dimensions do not include mode flash or protrusion.
- This drawing is subject to change without notice.
 Reference JEDEC MO-153.



TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-20	13"	24.4	10.90	13.30	3.00	4.0	12.0	2.0	24.0	Q1
TSSOP-20	13"	16.4	6.80	6.90	1.50	4.0	8.0	2.0	16.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5