

### GENERAL DESCRIPTION


The 74HC573 is an 8-bit D-type transparent latch with 3-state outputs that is designed for 2.0V to 5.5V  $V_{CC}$  operation. The device can be used for driving loads with high capacitance or relatively low-impedance, making it suitable for applications in buffer registers, I/O ports, bidirectional bus drivers and working registers.

The output enable  $\overline{OE}$  input is active-low. In this case, when the latch enable LE input is taken high, nQ outputs follow the data at nD inputs. When LE input is taken low, nQ outputs are latched to retain the setup data. When  $\overline{OE}$  is high, all outputs are in high-impedance state.

The output enable  $\overline{OE}$  input can make all outputs in high/low logic levels or high-impedance state, which has no influence on the inner working of the latches. When the outputs are in high-impedance state, the latch can retain old data or enter new data.

The 74HC573 is available in Green SOIC-20 and TSSOP-20 packages. It operates over an ambient temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### LOGIC DIAGRAM



### FEATURES

- Wide Supply Voltage Range: 2.0V to 5.5V
- +7.8mA/-7.8mA Output Current
- 8-Bit D-Type Transparent Latch
- CMOS Low Power Consumption
- 3-State Non-Inverting Outputs Suitable for Bus-Oriented Applications
- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Operating Temperature Range
- Available in Green SOIC-20 and TSSOP-20 Packages

### APPLICATIONS

Computing: Server, PC and Notebook  
 Telecom Equipment  
 Medical Equipment

### FUNCTION TABLE

INPUT			OUTPUT
$\overline{OE}$	LE	nD	nQ
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z


H = High Voltage Level  
 L = Low Voltage Level  
 Z = High-Impedance State  
 X = Don't Care

### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74HC573	SOIC-20	-40°C to +125°C	74HC573XS20G/TR	74HC573XS20 XXXXXX	Tape and Reel, 1500
	TSSOP-20	-40°C to +125°C	74HC573XTS20G/TR	08QXTS20 XXXXXX	Tape and Reel, 4000

### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Supply Voltage Range, $V_{CC}$ .....	-0.5V to 7.0V
Input Voltage Range, $V_I$ <sup>(2)</sup> ....	-0.5V to MIN(7.0V, $V_{CC} + 0.5V$ )
Output Voltage Range, $V_O$ <sup>(2)</sup> .....	-0.5V to MIN(7.0V, $V_{CC} + 0.5V$ )
Input Clamp Current, $I_{IK}$ ( $V_I < 0V$ or $V_I > V_{CC}$ ).....	$\pm 20mA$
Output Clamp Current, $I_{OK}$ ( $V_O < 0V$ or $V_O > V_{CC}$ ).....	$\pm 20mA$
Continuous Output Current, $I_O$ ( $V_O = 0V$ to $V_{CC}$ ) .....	$\pm 35mA$
Continuous Current through $V_{CC}$ or GND.....	$\pm 70mA$
Junction Temperature <sup>(3)</sup> .....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility	
HBM.....	6000V
CDM .....	1000V

### RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, $V_{CC}$ .....	2.0V to 5.5V
Input Voltage Range, $V_I$ .....	0V to $V_{CC}$
Output Voltage Range, $V_O$ .....	0V to $V_{CC}$
Output Current, $I_O$ .....	$\pm 7.8mA$
Input Transition Rise or Fall Rate, $\Delta t/\Delta V$	
$V_{CC} = 2.0V$ .....	1000ns/V (MAX)
$V_{CC} = 4.5V$ .....	500ns/V (MAX)
$V_{CC} = 5.5V$ .....	400ns/V (MAX)
Operating Temperature Range .....	-40°C to +125°C

### OVERSTRESS CAUTION

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


### ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	$\overline{OE}$	Output Enable Input (Active-Low).
2, 3, 4, 5, 6, 7, 8, 9	1D, 2D, 3D, 4D, 5D, 6D, 7D, 8D	Data Inputs.
19, 18, 17, 16, 15, 14, 13, 12	1Q, 2Q, 3Q, 4Q, 5Q, 6Q, 7Q, 8Q	Outputs.
10	GND	Ground.
11	LE	Latch Enable Input (Active-High).
20	V <sub>CC</sub>	Supply Voltage.

**ELECTRICAL CHARACTERISTICS**(Full = -40°C to +125°C, all typical values are measured at  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
High-Level Input Voltage	$V_{IH}$	$V_{CC} = 2.0\text{V}$	Full	1.50			V
		$V_{CC} = 4.5\text{V}$	Full	3.15			
		$V_{CC} = 5.5\text{V}$	Full	3.85			
Low-Level Input Voltage	$V_{IL}$	$V_{CC} = 2.0\text{V}$	Full			0.50	V
		$V_{CC} = 4.5\text{V}$	Full			1.35	
		$V_{CC} = 5.5\text{V}$	Full			1.65	
High-Level Output Voltage	$V_{OH}$	$V_{CC} = 2.0\text{V}, I_{OH} = -20\mu\text{A}$	Full	1.90	1.995		V
		$V_{CC} = 4.5\text{V}, I_{OH} = -20\mu\text{A}$	Full	4.40	4.495		
		$V_{CC} = 5.5\text{V}, I_{OH} = -20\mu\text{A}$	Full	5.40	5.495		
		$V_{CC} = 4.5\text{V}, I_{OH} = -6\text{mA}$	Full	3.84	4.290		
		$V_{CC} = 5.5\text{V}, I_{OH} = -7.8\text{mA}$	Full	4.84	5.260		
Low-Level Output Voltage	$V_{OL}$	$V_{CC} = 2.0\text{V}, I_{OL} = 20\mu\text{A}$	Full		0.005	0.1	V
		$V_{CC} = 4.5\text{V}, I_{OL} = 20\mu\text{A}$	Full		0.005	0.1	
		$V_{CC} = 5.5\text{V}, I_{OL} = 20\mu\text{A}$	Full		0.005	0.1	
		$V_{CC} = 4.5\text{V}, I_{OL} = 6\text{mA}$	Full		0.17	0.4	
		$V_{CC} = 5.5\text{V}, I_{OL} = 7.8\text{mA}$	Full		0.20	0.4	
Input Leakage Current	$I_I$	$V_{CC} = 5.5\text{V}, V_I = V_{CC}$ or GND	Full		$\pm 0.1$	$\pm 1$	$\mu\text{A}$
Off-State Output Current	$I_{OZ}$	$V_{CC} = 5.5\text{V}, V_O = V_{CC}$ or GND	Full		$\pm 0.1$	$\pm 2$	$\mu\text{A}$
Supply Current	$I_{CC}$	$V_{CC} = 5.5\text{V}, V_I = V_{CC}$ or GND, $I_O = 0\text{A}$	Full		0.1	10	$\mu\text{A}$
Input Capacitance	$C_I$		+25°C		5		pF

**DYNAMIC CHARACTERISTICS**

(See Figure 1 for test circuit. Full = -40°C to +125°C,  $C_L = 50\text{pF}$ , all typical values are measured at  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN <sup>(1)</sup>	TYP	MAX <sup>(1)</sup>	UNITS	
Propagation Delay <sup>(2)</sup>	$t_{PD}$	nD to nQ, see Figure 2	$V_{CC} = 2.0\text{V}$	Full	1	35	110	ns
			$V_{CC} = 4.5\text{V}$	Full	1	12	35	
			$V_{CC} = 5.5\text{V}$	Full	1	10	30	
		LE to nQ, see Figure 3	$V_{CC} = 2.0\text{V}$	Full	1	35	110	ns
			$V_{CC} = 4.5\text{V}$	Full	1	12	35	
			$V_{CC} = 5.5\text{V}$	Full	1	10	30	
Enable Time <sup>(2)</sup>	$t_{EN}$	$\overline{OE}$ to nQ, see Figure 4	$V_{CC} = 2.0\text{V}$	Full	1	34	100	ns
			$V_{CC} = 4.5\text{V}$	Full	1	11	30	
			$V_{CC} = 5.5\text{V}$	Full	1	10	25	
Disable Time <sup>(2)</sup>	$t_{DIS}$	$\overline{OE}$ to nQ, see Figure 4	$V_{CC} = 2.0\text{V}$	Full	1	13	35	ns
			$V_{CC} = 4.5\text{V}$	Full	1	10	20	
			$V_{CC} = 5.5\text{V}$	Full	0.5	8	18	
Transition Time <sup>(2)</sup>	$t_T$	nQ, see Figure 2 and Figure 3	$V_{CC} = 2.0\text{V}$	Full	1	23	70	ns
			$V_{CC} = 4.5\text{V}$	Full	0.5	7	18	
			$V_{CC} = 5.5\text{V}$	Full	0.5	6	15	
Pulse Width	$t_W$	LE high, see Figure 3	$V_{CC} = 2.0\text{V}$	Full	35			ns
			$V_{CC} = 4.5\text{V}$	Full	13			
			$V_{CC} = 5.5\text{V}$	Full	11			
Setup Time	$t_{SU}$	Data before LE ↓, see Figure 5	$V_{CC} = 2.0\text{V}$	Full	2			ns
			$V_{CC} = 4.5\text{V}$	Full	1			
			$V_{CC} = 5.5\text{V}$	Full	1			
Hold Time	$t_H$	Data after LE ↓, see Figure 5	$V_{CC} = 2.0\text{V}$	Full	3			ns
			$V_{CC} = 4.5\text{V}$	Full	2			
			$V_{CC} = 5.5\text{V}$	Full	2			
Power Dissipation Capacitance <sup>(3)</sup>	$C_{PD}$	No load	+25°C		8		pF	

**NOTES:**

- Specified by design and characterization, not production tested.
- $t_{PD}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $t_{DIS}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .  $t_{EN}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .  $t_T$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

where:

$f_i$  = Input frequency in MHz.

$f_o$  = Output frequency in MHz.


$C_L$  = Output load capacitance in pF.

$V_{CC}$  = Supply voltage in Volts.

$N$  = Number of inputs switching.

$\Sigma(C_L \times V_{CC}^2 \times f_o)$  = Sum of the outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

$R_L$ : Load resistance.

$C_L$ : Load capacitance (includes jig and probe).

$R_T$ : Termination resistance (equals to output impedance  $Z_O$  of the pulse generator).


S1: Test selection switch.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions


SUPPLY VOLTAGE	INPUT		LOAD		S1 POSITION		
$V_{CC}$	$V_I$	$t_R, t_F$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$	$t_{PLZ}, t_{PZL}$	$t_{PHZ}, t_{PZH}$
2.0V to 5.5V	$V_{CC}$	$\leq 6.0ns$	50pF	1k $\Omega$	Open	$V_{CC}$	GND

WAVEFORMS




Test conditions are given in Table 1.  
 Measurement points are given in Table 2.  
 Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Figure 2. Data Input nD to Output nQ Propagation Delays and Transition Times



Test conditions are given in Table 1.  
 Measurement points are given in Table 2.  
 Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


Figure 3. Latch Enable Input LE to Output nQ Propagation Delays, Pulse Width and Transition Times



Test conditions are given in Table 1.  
 Measurement points are given in Table 2.  
 Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Figure 4. Enable and Disable Times

WAVEFORMS (continued)



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

The shaded areas refer to when the input is allowed to change for predictable output performance.

Figure 5. Data Setup and Hold Times

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT		
$V_{CC}$	$V_I$	$V_M^{(1)}$	$V_M$	$V_X$	$V_Y$
2.0V to 5.5V	$V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$0.1 \times V_{CC}$	$0.9 \times V_{CC}$

NOTE:

1. The measurement points should be  $V_{IH}$  or  $V_{IL}$  when the input rising or falling time exceeds 6.0ns.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (DECEMBER 2023) to REV.A



Page

Changed from product preview to production data ..... All



PACKAGE OUTLINE DIMENSIONS

SOIC-20





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	2.350	2.650	0.093	0.104
A1	0.100	0.300	0.004	0.012
A2	2.100	2.500	0.083	0.098
b	0.330	0.510	0.013	0.020
c	0.204	0.330	0.008	0.013
D	12.520	13.000	0.493	0.512
E	7.400	7.600	0.291	0.299
E1	10.210	10.610	0.402	0.418
e	1.27 BSC		0.050 BSC	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


NOTES:  
 1. Body dimensions do not include mode flash or protrusion.  
 2. This drawing is subject to change without notice.

PACKAGE OUTLINE DIMENSIONS

TSSOP-20



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.200
A1	0.050	-	0.150
A2	0.800	-	1.050
b	0.190	-	0.300
c	0.090	-	0.200
D	6.400	-	6.600
E	4.300	-	4.500
E1	6.200	-	6.600
e	0.650 BSC		
L	0.450	-	0.750
H	0.250 TYP		
θ	0°	-	8°
ccc	0.100		

NOTES:

1. Body dimensions do not include mode flash or protrusion.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-153.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-20	13"	24.4	10.90	13.30	3.00	4.0	12.0	2.0	24.0	Q1
TSSOP-20	13"	16.4	6.80	6.90	1.50	4.0	8.0	2.0	16.0	Q1

DD0001

# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002