

# SGM829S Microprocessor Supervisory Circuit with Programmable Delay Time

### **GENERAL DESCRIPTION**

The SGM829S family can monitor system voltages from 1.8V to 5V. When the  $V_{DD}$  voltage falls below the preset threshold ( $V_{ITL}$ ) or the manual reset (nMR) pin is driven low, the open-drain nRESET output is asserted. After the  $V_{DD}$  voltage and nMR voltage return higher than their respective thresholds, the nRESET output remains low within the user-adjustable delay time.

The SGM829S uses a precision reference to achieve 1% threshold accuracy. The fixed reset timeout period can be set to 0.25ms by leaving the SRT pin open. The programmable reset timeout period can be set from 1.25ms to 10s through an external capacitor connected to the SRT pin. Low quiescent current makes the SGM829S very suitable for battery-powered applications.

The SGM829S is available in a Green SOT-23-5 package.

### FEATURES

- Adjustable Reset Timeout Period: 1.25ms to 10s
- Low Quiescent Current: 0.8µA (TYP)
- High Threshold Accuracy: 1% (TYP)
- Factory-Set Detection Voltages: 1.8V to 5V
- Manual Reset (nMR) Input
- Open-Drain nRESET Output
- Available in a Green SOT-23-5 Package

# **APPLICATIONS**

Computers Portable Equipment Intelligent Instruments Microprocessor Systems Critical µP Power Monitoring

### TYPICAL APPLICATION




Figure 1. Typical Application Circuit




### **PACKAGE/ORDERING INFORMATION**

MODEL	THRESHOLD VOLTAGE (V <sub>ITL</sub> ) (V)	PACKAGE DESCRIPTION	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM829S-1.8	1.67	SOT-23-5	SGM829S-1.8XN5G/TR	0L2XX	Tape and Reel, 3000
SGM829S-1.9	1.77	SOT-23-5	SGM829S-1.9XN5G/TR	0LWXX	Tape and Reel, 3000
SGM829S-2.5	2.33	SOT-23-5	SGM829S-2.5XN5G/TR	0LXXX	Tape and Reel, 3000
SGM829S-2.7	2.52	SOT-23-5	SGM829S-2.7XN5G/TR	0LYXX	Tape and Reel, 3000
SGM829S-2.9	2.7	SOT-23-5	SGM829S-2.9XN5G/TR	0LZXX	Tape and Reel, 3000
SGM829S-3.0	2.79	SOT-23-5	SGM829S-3.0XN5G/TR	0GPXX	Tape and Reel, 3000
SGM829S-3.3	3.07	SOT-23-5	SGM829S-3.3XN5G/TR	0M0XX	Tape and Reel, 3000
SGM829S-3.7	3.45	SOT-23-5	SGM829S-3.7XN5G/TR	0M1XX	Tape and Reel, 3000
SGM829S-4.0	3.73	SOT-23-5	SGM829S-4.0XN5G/TR	0M2XX	Tape and Reel, 3000
SGM829S-4.5	4.2	SOT-23-5	SGM829S-4.5XN5G/TR	0M3XX	Tape and Reel, 3000
SGM829S-5.0	4.65	SOT-23-5	SGM829S-5.0XN5G/TR	0L3XX	Tape and Reel, 3000

### MARKING INFORMATION

NOTE: XX = Date Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.



# Microprocessor Supervisory Circuit with Programmable Delay Time

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to 7V
SRT to GND	-0.3V to V <sub>DD</sub> + 0.3V
nRESET, nMR to GND	0.3V to 7V
nRESET Pin Current	8mA
Package Thermal Resistance	
SOT-23-5, θ <sub>JA</sub>	176.9°C/W
SOT-23-5, θ <sub>JB</sub>	53.4°C/W
SOT-23-5, θ <sub>JC</sub>	97.7°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
НВМ	4000V
CDM	1000V

### **RECOMMENDED OPERATING CONDITIONS**

Input Supply Voltage Range, V <sub>DD</sub>	1.65V to 6.5V
SRT Pin Voltage, V <sub>SRT</sub>	V <sub>DD</sub> (MAX)
nMR Pin Voltage, V <sub>nMR</sub>	0V to 6.5V
nRESET Pin Voltage, V <sub>nRESET</sub>	0V to 6.5V
nRESET Pin Current, InRESET	0.0003mA to 5mA
Operating Junction Temperature Range	40°C to +125°C

### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

#### **ESD SENSITIVITY CAUTION**


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



# **PIN CONFIGURATION**



# **PIN DESCRIPTION**

PIN	NAME	I/O	FUNCTION
1	nRESET	0	Active-Low Reset Output Pin. nRESET remains low if the V <sub>DD</sub> input is below V <sub>ITL</sub> or nMR is logic low. It goes (or remains) low for the reset timeout period after the V <sub>DD</sub> voltage exceeds V <sub>ITH</sub> and nMR pin is driven high. It is recommended to connect a 10k $\Omega$ to 1M $\Omega$ pull-up resistor to this pin which enables the reset voltages greater than V <sub>DD</sub> .
2	GND	_	Ground.
3	nMR	I	Manual Reset Input Pin. Pulling this pin (nMR) low will assert nRESET. nMR is internally pulled up to $V_{DD}$ by a 100k $\Omega$ resistor.
4	SRT	I	Set Reset Timeout Input. Connect a capacitor between SRT and ground to set the timeout period. The pin can be left open, but it cannot be connected to V <sub>DD</sub> . Determine the period as follows: $T_D (\mu s) = (2.5 \times 10^6) \times C_{SRT} (\mu F) + 250 \mu s.$
5	V <sub>DD</sub>	Ι	Supply Voltage. It is recommended to place a 0.1µF ceramic capacitor close to this pin.

NOTE: I: input, O: output.



# **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = 1.65V \text{ to } 6.5V, R_{LRESET} = 100 \text{k}\Omega^{(1)}, T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ typical values are at } T_{J} = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Input Supply Voltage Range	V <sub>DD</sub>		1.65		6.5	V	
Supply Current (Current into )/ Din)	1	V <sub>DD</sub> = 3.3V, nRESET not asserted		0.8	1.6		
Supply Current (Current into $V_{DD}$ Pin)	I <sub>DD</sub>	V <sub>DD</sub> = 6.5V, nRESET not asserted		1.1	2.3	μA	
Low Lovel Output Veltage	V	$1.3V \le V_{DD} < 1.8V, I_{OL} = 0.4mA$			0.1	- v	
Low-Level Output Voltage	V <sub>OL</sub>	$1.8V \le V_{DD} \le 6.5V$ , $I_{OL} = 1mA$			0.2		
Power-On Reset Voltage	V <sub>POR</sub>	$V_{OL_{MAX}} = 0.2V$ , $I_{nRESET} = 15\mu A$			0.8	V	
Negative-Going Input Threshold Accuracy		T <sub>J</sub> = +25°C	-1		1		
	VITL	$T_J = -20^{\circ}C$ to $+85^{\circ}C$	-1.8		1.8	%	
		$T_{J} = -40^{\circ}C$ to $+125^{\circ}C$	-2.2		2.2		
		T <sub>J</sub> = +25°C	-2		2		
Positive-Going Input Threshold Accuracy	V <sub>ITH</sub>	$T_J = -20^{\circ}C$ to $+85^{\circ}C$	-3		3	%	
		$T_{J} = -40^{\circ}C$ to $+125^{\circ}C$	-3.5		3.5		
Hysteresis on V <sub>ITL</sub> <sup>(2)</sup>	V <sub>HYS</sub>		$34 \times V_{ITL}$	$50 \times V_{\text{ITL}}$	64 × V <sub>ITL</sub>	mV	
$V_{\text{DD}}$ Drop to Reset Delay	t <sub>RP0</sub>	Drop from V_{ITH} + 250mV to V_{ITL} - 250mV		35		μs	
nMR Internal Pull-Up Resistance	R <sub>nMR</sub>			100		kΩ	
nMR Input	V <sub>IH</sub>	<sub>H</sub> Logic high $0.7 \times V_{DD}$				V	
nime input	VIL	Logic low			$0.3 \times V_{DD}$	v	
Innut Conscitones, Any Din	6	SRT pin, $V_{IN}$ = 0V to $V_{DD}$		5		рF	
Input Capacitance, Any Pin	C <sub>IN</sub>	Other pins, $V_{IN}$ = 0V to 6.5V		5		рг	
nMR Glitch Rejection	t <sub>nMR</sub>			120		ns	
nMR to Reset Propagation Delay	t <sub>MR</sub>			150		ns	
		SRT open, $V_{DD}$ = 1.65V to 5.5V	0.14	0.25	0.35		
Peact Timesut Davied		SRT open, $V_{DD}$ = 1.65V to 6.5V	0.1	0.25	0.35		
Reset Timeout Period	t⊳	$C_{SRT}$ = 1nF, $V_{DD}$ = 1.65V to 5.5V	1.5	2.8	4.1	ms	
		$C_{SRT}$ = 1nF, $V_{DD}$ = 1.65V to 6.5V	1.2	2.8	4.2		
SRT Source Current	IRAMP			490		nA	
SRT Source Threshold Voltage	V <sub>TH-RAMP</sub>			1.205		V	

#### NOTES:

1.  $R_{LRESET}$  is the resistor connected to the nRESET pin.

2. Guaranteed by design and not tested in production.





Figure 2. SGM829S Timing Diagram Showing nMR and  $V_{\text{DD}}$  Reset Timing



# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_J$  = +25°C, unless otherwise noted.



SG Micro Corp

# FUNCTIONAL BLOCK DIAGRAM




Figure 3. Block Diagram



### **DETAILED DESCRIPTION**

When the  $V_{DD}$  voltage falls below  $V_{ITL}$  or the nMR pin is driven low, the open-drain nRESET output is asserted. After the  $V_{DD}$  and nMR voltages exceed their respective thresholds, the nRESET output remains low within the user-adjustable delay time.

#### **Feature Description**

The SGM829S device has a reset delay time adjustment function and a wide range of detection thresholds, so it can be widely used in various applications. The detection threshold voltages are factory-set from 1.8V to 5V. The reset timeout period can be set from 1.25ms to 10s through programming an external capacitor which is connected to the SRT pin.

#### Selecting the Reset Delay Time

When the  $V_{DD}$  voltage exceeds the  $V_{DD}$  threshold voltage, a current source will start to charge the SRT capacitor and the SRT voltage will rise. When the SRT voltage exceeds 1.205V, the nRESET voltage will change from low to high.

Therefore, there is a delay time between the point of  $V_{DD}$  reaching its threshold voltage and the nRESET active-high point. The delay time can be calculated according to the following equation:

 $T_D(\mu s) = (2.5 \times 10^6) \times C_{SRT}(\mu F) + 250\mu s$  (1)

#### Manual Reset (nMR) Input

The manual reset (nMR) input allows the operator, test technician, or external logic circuit to initiate a reset. A logic low ( $0.3 \times V_{DD}$ ) on nMR forces the nRESET low. After nMR returns to a logic high and the  $V_{DD}$  voltage rises above its reset threshold, nRESET is deasserted after a reset delay time period ( $t_D$ ). nMR is pulled up to  $V_{DD}$  with an internal 100k $\Omega$  resistor. This pin can be left floating if nMR is not used.

Figure 4 shows how to use nMR to monitor multiple system voltages. If the logic signal does not drive nMR fully to  $V_{DD}$ , some extra current will flow into  $V_{DD}$  due to the pull-up resistor on nMR. Figure 5 shows how to use an external FET to minimize the current draw.




Figure 4. Monitor Multiple System Voltages Using the nMR Pin




Figure 5. An External MOSFET is used to Minimize  $I_{\text{DD}}$ 



### **SGM829S**

### **DETAILED DESCRIPTION (continued)**

#### **nRESET** Output

As long as  $V_{DD}$  voltage exceeds  $V_{ITL}$  and the nMR is logic high, nRESET remains high (deasserted). Either  $V_{DD}$  is lower than  $V_{ITL}$  or nMR is set low, nRESET will be low (asserted).

If nMR returns to logic high again and V<sub>DD</sub> voltage exceeds V<sub>ITH</sub>, nRESET will remain low for a fixed reset delay time due to the delay circuit function. As soon as the reset delay has expired, the nRESET turns into logic high. The pull-up resistor between nRESET and V<sub>DD</sub> can be used to reset the microprocessor signal to obtain a voltage above V<sub>DD</sub> voltage. The pull-up resistor should be no less than 10k $\Omega$  due to the limited nRESET pull-down ability.

### **Device Functional Modes**

#### Table 1. Matrices of the nRESET Output

nMR	$V_{DD} > V_{ITL}$	nRESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

#### Normal Operation (V<sub>DD</sub> > V<sub>DD\_MIN</sub>)

When the  $V_{DD}$  voltage is higher than  $V_{DD\_MIN}$ , the logic state of nRESET is determined by  $V_{DD}$  and the logic state of nMR.

• nMR high: When  $V_{\text{DD}}$  voltage is higher than 1.65V for a selected time (t<sub>D</sub>), the nRESET logic state corresponds to  $V_{\text{DD}}$  relative to  $V_{\text{ITL}}$ .

- nMR low: nRESET is held low regardless of  $V_{\text{DD}}$  voltage in this mode.

#### Above Power-On Reset but Lower than VDD\_MIN

#### $(V_{POR} < V_{DD} < V_{DD_{MIN}})$

When the  $V_{DD}$  voltage is lower than  $V_{DD\_MIN}$  and higher than the power-on reset voltage ( $V_{POR}$ ), the nRESET is asserted and driven to a low-impedance state.

#### Below Power-On Reset (V<sub>DD</sub> < V<sub>POR</sub>)


When the V<sub>DD</sub> voltage is lower than the required voltage (V<sub>POR</sub>), the nRESET voltage is undefined. In the case of nRESET pulling up to V<sub>DD</sub> through a 100k $\Omega$  resistor, nRESET voltage is equal to or lower than V<sub>DD</sub> voltage.



# **APPLICATION INFORMATION**

The SGM829S requires a voltage supply within 1.65V and 6.5V. Figure 6 shows a typical application of the SGM829S-2.5 used with a 2.5V microprocessor. Normally, the nRESET output is connected to the nRESET input of the microprocessor. It is necessary to connect a 1M $\Omega$  pull-up resistor between nRESET and V<sub>DD</sub> to keep the nRESET logic high if it is not asserted.

The reset delay time can be set by SRT while it depends on the requirement of microprocessor. If left it open, a typical 0.25ms of reset delay time is set.



#### Figure 6. SGM829S Typical Application circuit with a Microprocessor

#### Layout Guidelines

It is recommended to connect a  $0.1\mu$ F ceramic capacitor to the V<sub>DD</sub> pin as close as possible. If there is no connection capacitor, minimize the parasitic capacitor to avoid a significant impact on the nRESET delay time.

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Original (NOVEMBER 2023) to REV.A


Page




# PACKAGE OUTLINE DIMENSIONS


### SOT-23-5





#### RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dir	nensions In Millimete	ers				
Symbol	MIN	MOD	МАХ				
A	-	-	1.450				
A1	0.000	-	0.150				
A2	0.900	-	1.300				
b	0.300	-	0.500				
С	0.080	0.220					
D	2.750 -		3.050				
E	1.450 -		1.750				
E1	2.600	3.000					
е	0.950 BSC						
e1	1.900 BSC						
L	0.300	0.300 -					
θ	0°	-	8°				
ссс	0.100						

#### NOTES:

1. This drawing is subject to change without notice.

2. The dimensions do not include mold flashes, protrusions or gate burrs.

3. Reference JEDEC MO-178.



# TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-5	7″	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
7" (Option)	368	227	224	8	
7"	442	410	224	18	DD0002

