

SGM61131B 4.5V to 17V Input, 3A Output, Synchronous Buck Converter

GENERAL DESCRIPTION

The SGM61131B is an adaptive constant on-time control (ACOT) synchronous Buck converter with a wide input voltage range of 4.5V to 17V. This device has 3A output current capability and operates at pseudo-fixed frequency. It is an easy-to-use device with power switches and internal compensation circuit, which are all integrated in a small 6-pin package, and supports low equivalent series resistance (ESR) output capacitors. A typical 1ms soft-start ramp is also included to minimize the inrush current.

Protection features include cycle-by-cycle current limit, hiccup mode short-circuit protection and thermal shutdown in case of excessive power dissipation.

The SGM61131B works in forced PWM mode over all load condition to achieve low output ripple and good regulation.

The SGM61131B is available in a Green TSOT-23-6 package.

FEATURES

- **Wide 4.5V to 17V Input Voltage Range**
- **0.762V to 7V Output Voltage Range**
- **3A Continuous Output Current**
- **Integrated 72mΩ/46mΩ Power MOSFETs**
- **Shutdown Current: 1μA (TYP)**
- **1ms Internal Soft-Start Time**
- **Pseudo-Fixed 600kHz Switching Frequency**
- **Adaptive Constant On-Time Mode Control**
- **Forced PWM Mode**
- **Cycle-by-Cycle Over-Current Limit**
- **Thermal Shutdown with Auto Recovery**
- **Available in a Green TSOT-23-6 Package**

APPLICATIONS

12V Distributed Power Supply Buses Industrial and Consumer Applications White Goods **Surveillance** Set-Top Boxes General Purpose Point of Load

Figure 1. Typical Application Circuit

TYPICAL APPLICATION

PACKAGE/ORDERING INFORMATION

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

Trace Code endor Code

- Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Input Voltage Range

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.

2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, VIN4.5V to 17V Operating Junction Temperature Range......-40℃ to +125℃

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION

PIN DESCRIPTION

NOTE: I = Input, P = Power, G = Ground.

ELECTRICAL CHARACTERISTICS

(V_{IN} = 12V, T_J = -40°C to +125°C, typical values are measured at T_J = +25°C, unless otherwise noted.)

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

SG Micro Corp DECEMBER 2024 **www.sg-micro.com**

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

5V/div

20mV/div

10V/div

2A/div

10V/div

2V/div

10V/div

2A/div

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

 V_{EN} **V**_{OUT} V_{SW} IL 2V/div 2V/div 10V/div 2A/div

SG Micro Corp DECEMBER 2024 **SGMICRO** WWW.sg-micro.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 12V, V_{OUT} = 3.3V, L₁ = 3.3µH and C_{OUT} = 22µF × 2, unless otherwise noted.

FUNCTIONAL BLOCK DIAGRAM

Figure 2. Block Diagram

DETAILED DESCRIPTION

Overview

The SGM61131B is a 17V/3A synchronous Buck converter with over-current, short-circuit protections and thermal shutdown with auto recovery.

Adaptive Constant On-Time Control

In conventional voltage mode control (VMC) or current mode control (CMC) converters, a fixed frequency clock timing signal generates a saw-tooth ramp that is compared with the compensation network output to adjust the PWM duty cycle (on-time) as control variable and regulate the output voltage and/or current feedback(s) to govern the control variable and keep the output regulated with fast reaction to load or V_{IN} variations. The existence of the compensator in VMC or CMC converter inherently introduces some delay in the loop response.

Unlike VMC or CMC, the adaptive constant on-time (ACOT) control is a hysteretic mode control without clock signal. Each switching cycle is started with a relative constant on-time pulse when an internal comparator senses that the output voltage drops below the desired output voltage. Output voltage is sensed by the feedback (FB) pin through an output resistor divider and is compared to the internal reference voltage (V_{REF}) with a low gain error amplifier. The amplifier output is sent to a comparator and when the feedback voltage (V_{FR}) falls below amplifier output, the comparator triggers the on-time control logic that turns on the high-side switch. ACOT control is able to dynamically adjust the on-time duration based on the input voltage and output voltage so that it can achieve relative constant frequency during steady state operation, which minimizes the EMI interference at some sensitive bands of certain frequencies in the system. An internal ramp is added to reference voltage to simulate output ripple, so it supports low ESR output capacitors applications.

Enable

The voltage on the EN pin provides the precision enable and disable of SGM61131B. The device will enable if the EN pin voltage exceeds the enable threshold of 1.2V and V_{IN} exceeds its UVLO threshold. The device will disable if the EN voltage is externally pulled low or the V_{IN} pin voltage falls below its UVLO threshold. The EN pin cannot be left floating and can be connected to V_{IN} to enable the device if V_{IN} is not higher than 17V.

An external input UVLO adjustment circuit is recommended in [Figure 3.](#page-11-0) The EN input can be driven by an external logic signal to facilitate system sequencing and protection. If V_{EN} < 1.05V (TYP), the device will shut down. Only if V_{EN} > 1.2V (TYP), the device will start operation.

Figure 3. System UVLO by Enable Divider

Bootstrap Voltage (BOOT)

To power the upper switch gate driver, a voltage higher than V_{IN} is needed. Bootstrap technique is used to provide this voltage from the switching node by using a 0.1μF bootstrap capacitor between SW and BOOT pins along with an internal bootstrap diode. The voltage is internally regulated for driving the high-side switch. An X5R or X7R ceramic capacitor is recommended for C_{BOOT} to have stable capacitance against temperature and voltage variations.

Output Voltage Programming

The output voltage is set by a resistor divider between V_{OUT} and GND that is tapped to the FB pin. It is recommended to use 1% or higher quality resistors with low thermal tolerance for an accurate and thermally stable output voltage.

Use Equation 1 and [Figure 1](#page-0-0) to calculate the output voltage. Lower divider resistor values increase loss and reduce light-load efficiency. Consider larger resistors to improve efficiency at light-load, and start with 10kΩ for the bottom resistor (R_{FB2}). Note that if R_{FB1} is too high (> 1MΩ), the FB pin leakage current and other noises can easily affect the accuracy and performance of the regulator.

$$
V_{\text{OUT}} = V_{\text{FB}} \times \left[\frac{R_{\text{FB1}}}{R_{\text{FB2}}} + 1 \right] \tag{1}
$$

DETAILED DESCRIPTION (continued)

Internal Voltage Reference and Soft-Start

The SGM61131B device has an internal 0.762V reference (V_{REF}) to program the output at the desired level. When the converter starts (or is enabled), an internal ramp voltage begins to rise from near 0V to slightly above 0.762V with a ramp time of 1ms. The lower of V_{REF} and this ramp is used as reference for the error amplifier. Therefore, the ramp provides a soft-start for the output during startup. The soft-start is needed to avoid high inrush currents caused by rapid increase of output voltage across output capacitors and the load.

Light-Load Operation with Continuous Current Mode

SGM61131B is locked in continuous current mode from full load to no load. Negative inductor currents are allowed at light load to keep continuous inductor current operation. It is a tradeoff that sacrifices light-load efficiency for keeping switching frequency relatively fixed, lower output ripple, and better output regulation. To avoid fatal negative current in the LS switch, this current is limited at -1.5A (TYP).

Over-Current and Short-Circuit Protection

The SGM61131B supports overload mode. When the output current continues overload during the system power-up, the SGM61131B exports the maximized power and limits the maximum valley current of the low-side FET switch. The device keeps in cycle-by-cycle limit to obtain the system's power request. As the load increases continuously, the output voltage decreases. If SS is ready and the FB voltage drops to 63% of V_{REF} , hiccup current-protection mode is activated. In hiccup mode, the regulator is shut down and kept off for 15ms typically before the SGM61131B tries to start again. If over-current or a short-circuit fault condition still exists, the hiccup mode will repeat until the fault condition is removed. Hiccup mode can help to reduce power dissipation and prevent overheating and potential damage to the device.

Thermal Shutdown

If the junction temperature exceeds +155℃ (TYP), the device is forced to stop switching. It will recover automatically when T_J falls below the recovery threshold.

APPLICATION INFORMATION

Figure 4. A Reference Design for 3.3V/3A Application

The design method and component selection for the SGM61131B Buck converter is explained in this section. Schematic of a basic design is shown in [Figure 4.](#page-13-0) Only a few external components are needed to provide a constant output voltage from a wide input voltage range.

The external components are designed based on the application requirements and device stability. Some suitable output filters (L and C_{OUT}) along with C_{FF} and divider resistor values are provided in [Table 1](#page-13-1) to simplify component selection.

Design Requirements

A typical application circuit for the SGM61131B as a Buck converter is shown in [Figure 4.](#page-13-0) It is used for converting a 4.5V to 17V supply voltage to a lower voltage level supply voltage (3.3V) suitable for the system. The design parameters given in [Table 2](#page-13-2) are used for this design example.

Table 2. Design Parameters

Input Capacitor Selection

A high-quality ceramic capacitor (X5R or X7R or better dielectric grade) must be used for input decoupling of the SGM61131B. In some applications, additional bulk capacitance may also be required for the VIN input, for example, when the SGM61131B is more than 5cm away from the input source. The VIN capacitor ripple current rating must also be greater than the maximum input current ripple. The input current ripple can be calculated using Equation 2 and the maximum value occurs at 50% duty cycle. Using the design example values, $I_{\text{OUT}} = 3A$, yields an RMS input ripple current of 1.339A.

$$
I_{\text{CIN_RMS}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} \times \frac{(V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}}}} = I_{\text{OUT}} \times \sqrt{D \times (1 - D)} (2)
$$

APPLICATION INFORMATION (continued)

For this design, a ceramic capacitor with at least 25V voltage rating is required to support the maximum input voltage. So, two 10µF/25V capacitors are selected for VIN to cover all DC bias, thermal and aging de-ratings. The input capacitance determines the regulator input voltage ripple. This ripple can be calculated from Equation 3. In this example, the total effective capacitance of the 2×10µF/25V capacitor is around 8µF at 12V input, and the input voltage ripple is 124.6mV.

$$
\Delta V_{\text{IN}} = \frac{I_{\text{OUT}} \times \text{D} \times (1-\text{D})}{C_{\text{IN}} \times f_{\text{SW}}}
$$
(3)

It is recommended placing an additional small size 0.1µF ceramic capacitor right beside VIN and GND pins for high frequency filtering.

Inductor Selection

Equation 4 is conventionally used to calculate the output inductance of a Buck converter. The ratio of inductor current ripple (ΔI_L) to the maximum output current (I_{OUT}) is represented as K_{IND} factor ($\Delta I_{\text{I}}/I_{\text{OUT}}$). The inductor ripple current is bypassed and filtered by the output capacitor and the inductor DC current is passed to the output. Inductor ripple is selected based on a few considerations. The peak inductor current ($I_{OUT} + \Delta I_L/2$) must have a safe margin from the saturation current of the inductor in the worst-case conditions especially if a hard-saturation core type inductor (such as ferrite) is chosen. The ripple current also affects the selection of the output capacitor. C_{OUT} RMS current rating must be higher than the inductor RMS ripple. Typically, a 40% ripple is selected $(K_{\text{IND}} =$ 0.4).

$$
L = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}
$$
(4)

In this example, the calculated inductance will be 3.69μ H with K_{IND} = 0.4, for compact application scenario a 3.3μH is selected. The ripple, RMS and peak inductor current calculations are summarized in Equations 5, 6 and 7 respectively.

$$
\Delta I_{L} = \frac{V_{IN_MAX} - V_{OUT}}{L} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}
$$
(5)

$$
I_{L_{\text{RMS}}} = \sqrt{I_{\text{OUT}}^2 + \frac{\Delta I_L^2}{12}}
$$
 (6)

$$
I_{L_PEAK} = I_{OUT} + \frac{\Delta I_L}{2}
$$
 (7)

Note that during startup, load transients or fault conditions, the peak inductor current may exceed the calculated I_{L} _{PEAK}. Therefore, it is always safer to choose the inductor saturation current higher than the switch current limit.

Output Capacitor Selection

The output capacitors and inductor filter the AC part of the PWM switching voltage and provide an acceptable level of output voltage ripple superimposed on the desired output DC voltage. Additionally, the capacitors store energy to assist in maintaining output voltage regulation during load transient. The output voltage ripple (ΔV_{OUT}) depends on the output capacitor value at the operating voltage, temperature (℃) and its parasitic parameters (ESR and ESL):

$$
\Delta V_{\text{OUT}} = \Delta I_{L} \times ESR + \frac{V_{\text{IN}} - V_{\text{OUT}}}{L} \times ESL + \frac{\Delta I_{L}}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} \quad (8)
$$

The voltage rating of the output capacitors should be selected with enough margins to ensure that capacitance drop (voltage and temperature de-rating) is not significant.

The type of output capacitors will determine which terms of Equation 8 are dominant. For ceramic output capacitors, the ESR and ESL are virtually zero, so the output voltage ripple will be dominated by the capacitive term. For electrolytic output capacitors, the value of capacitance is relatively high, and compared with ESR and ESL terms, the third term in Equation 8 can be ignored.

To reduce the voltage ripple, either inductance or the total capacitance is increased. Higher quality capacitors, larger inductance or using parallel capacitors can help reduce the output ripple in a design using electrolytic output capacitors.

APPLICATION INFORMATION (continued)

The ESR of some commercial electrolytic capacitors can be quite high, and it is recommended using quality capacitors with the ESR or the total impedance clearly documented in the datasheet. ESR of an electrolytic capacitor may increase significantly at cold ambient temperatures with a factor of 10 or so, which increases the ripple and can deteriorate the regulator stability.

The transient response of the regulator also depends on the quantity and type of output capacitors. In general, reducing the ESR of the output capacitance will lead to a better transient response. The ESR can be minimized by simply adding more capacitors in parallel or by using higher quality capacitors. When a fast load transient of magnitude Δl_l and rate of di/dt occurs, the output voltage will jump or dip by a transient magnitude of ΔVoυτ:

$$
\Delta V_{\text{OUT}} = \Delta I_{L} \times ESR + \frac{di}{dt} \times ESL
$$
 (9)

Right after the transient, the inductor current remains almost constant especially for larger inductors and the transient current is carried by the capacitor. The output voltage will deviate from its nominal value for a short time depending on the system bandwidth, the inductor and the output capacitance. In this example, according to [Table 1](#page-13-1), 2 × 22μF/10V X5R ceramic capacitors with 2mΩ of ESR can meet the above conditions.

Bootstrap Capacitor Selection

Use a 0.1μF high-quality ceramic capacitor (X5R or X7R) with 10V or higher voltage rating for the bootstrap capacitor (C_6) .

Output Voltage Setting

Use an external resistor divider $(R_1$ and R_2) to set the output voltage using Equation 10:

$$
R_{1} = R_{2} \times \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1\right)
$$
 (10)

where V_{REF} = 0.762V is the internal reference. For example, by choosing $R_2 = 10k\Omega$, the R_1 value for 3.3V output will be calculated as 33.3kΩ. A resistor with 33.2kΩ standard value is selected.

Feed-Forward Capacitor Selection

The SGM61131B contains an internal compensation circuit, an internal ramp is added to reference voltage to simulate output ripple. For ultra-low output capacitance ESR (ceramic capacitor) applications, it is recommended adding a 56pF feed-forward capacitor (C_7) to provide a low-impedance path for output voltage ripple and ensure minimal phase shift of the voltage ripple at the feedback node while maintaining acceptable transient response.

APPLICATION INFORMATION (continued)

Layout Guide

PCB is an essential element of any switching power supply. The converter operation can be significantly disturbed due to the existence of the large and fast rising/falling voltages that can couple through stray capacitances to other signal paths, and also due to the large and fast changing currents that can interact through parasitic magnetic couplings, unless those interferences are minimized and properly managed in the layout design. Insufficient conductance in copper traces for the high current paths results in high resistive losses in the power paths and voltage errors. The following guidelines provided here are necessary to design a good layout:

- Bypass VIN pin to GND pin with low-ESR ceramic capacitors (X5R or X7R better dielectric) placed as close as possible to VIN pin.
- Use short, wide and direct traces for high-current connections (VIN, SW and GND).
- * Keep the BOOT-SW voltage path as short as possible.
- Place the feedback resistors as close as possible to the FB pin that is sensitive to noise.
- Minimize the area and path length of the loop formed by VIN pin, bypass capacitors connections and SW pin.

Figure 5. PCB Top Layer Figure 6. PCB Bottom Layer

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGE OUTLINE DIMENSIONS TSOT-23-6

RECOMMENDED LAND PATTERN (Unit: mm)

NOTES:

1. This drawing is subject to change without notice.

2. The dimensions do not include mold flashes, protrusions or gate burrs.

3. Reference JEDEC MO-193.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

CARTON BOX DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

