



74LVC373A

Octal D-Type Transparent Latch with 3-State Outputs

GENERAL DESCRIPTION

The 74LVC373A is an 8-bit D-type transparent latch with 3-state outputs that is designed for 1.2V to 3.6V V_{CC} operation.

The device is provided with a latch enable (LE) input and an output enable (\overline{OE}) input. When LE is set high, data at the inputs gets access to the latches and the latches are transparent, the latch outputs will vary with corresponding data inputs. When LE is set low, the latches store data that appeared on the inputs for a setup time before the high-to-low transition of LE. When \overline{OE} is high, all outputs are in high-impedance state. \overline{OE} has no influence on the state of the latches. Both 3.3V and 5V devices can drive inputs, enabling this device to operate as translator in a mixed 3.3V and 5V system environment. All inputs support Schmitt-trigger action, which can allow the circuit to tolerate slower input rise and fall times.

This device is highly suitable for partial power-down applications by using power-off leakage current (I_{OFF}) circuit. When the device is powered down, the outputs are disabled, and the current backflow can be prevented from passing through the device.

The 74LVC373A is available in Green SOIC-20 and TSSOP-20 packages. It operates over an operating temperature range of -40°C to +125°C.

FEATURES

- **Wide Operating Voltage Range: 1.2V to 3.6V**
- **Input and Output Interface Capability to 5V System Environment**
- **+24mA/-24mA Output Current**
- **CMOS Low Power Dissipation**
- **Support Partial Power-Down Mode**
- **Outputs in High-Impedance State when $V_{CC} = 0V$**
- **-40°C to +125°C Operating Temperature Range**
- **Available in Green SOIC-20 and TSSOP-20 Packages**

APPLICATIONS

Computing: Server, PC and Notebook
Network Switch

74LVC373A


PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVC373A	SOIC-20	-40°C to +125°C	74LVC373AXS20G/TR	74LVC373AXS20 XXXXX	Tape and Reel, 1500
	TSSOP-20	-40°C to +125°C	74LVC373AXTS20G/TR	0J8XTS20 XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

XXXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage Range, V_{CC}	-0.5V to 6.5V
Input Voltage Range, V_I ⁽²⁾	-0.5V to 6.5V
Output Voltage Range, V_O ⁽²⁾	
High-State or Low-State.....	-0.5V to MIN(6.5V, $V_{CC} + 0.5V$)
High-Impedance or Power-Off State	-0.5V to 6.5V
Input Clamp Current, I_{IK} ($V_I < 0V$)	-50mA
Output Clamp Current, I_{OK} ($V_O < 0V$)	-50mA
Continuous Output Current, I_O ($V_O = 0V$ to V_{CC}).....	$\pm 50mA$
Continuous Current through V_{CC} or GND.....	$\pm 100mA$
Junction Temperature ⁽³⁾	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM.....	6000V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, V_{CC}	1.65V to 3.6V
Function Supply Voltage Range, V_{CC}	1.2V to 3.6V
Input Voltage Range, V_I	0V to 5.5V
Output Voltage Range, V_O	
High-State or Low-State.....	0V to V_{CC}
High-Impedance or Power-Off State	0V to 5.5V
Output Current, I_O	$\pm 24mA$
Input Transition Rise or Fall Rate, $\Delta t/\Delta V$	
$V_{CC} = 1.65V$ to $2.7V$	20ns/V (MAX)
$V_{CC} = 2.7V$ to $3.6V$	10ns/V (MAX)
Operating Temperature Range	-40°C to +125°C

OVERSTRESS CAUTION

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
2. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.


PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	\overline{OE}	Output Enable Input (Active-Low).
2, 5, 6, 9, 12, 15, 16, 19	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Outputs.
3, 4, 7, 8, 13, 14, 17, 18	D0, D1, D2, D3, D4, D5, D6, D7	Data Inputs.
10	GND	Ground.
11	LE	Latch Enable Input (Active-High).
20	V _{CC}	Power Supply.

LOGIC DIAGRAM



FUNCTION TABLE

INPUT			INTERNAL LATCHES	OUTPUT
\overline{OE}	LE	Dn		Qn
L	H	L	L	L
L	H	H	H	H
L	L	l	L	L
L	L	h	H	H
H	L	l	L	Z
H	L	h	H	Z

H = High Voltage Level

h = High Voltage Level One Setup Time before the High-to-Low Transition of LE

L = Low Voltage Level

l = Low Voltage Level One Setup Time before the High-to-Low Transition of LE

Z = High-Impedance State

ELECTRICAL CHARACTERISTICS(Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
High-Level Input Voltage	V _{IH}	V _{CC} = 1.2V	Full	1.08			V
		V _{CC} = 1.65V to 1.95V	Full	0.65 × V _{CC}			
		V _{CC} = 2.3V to 2.7V	Full	1.7			
		V _{CC} = 2.7V to 3.6V	Full	2.0			
Low-Level Input Voltage	V _{IL}	V _{CC} = 1.2V	Full			0.12	V
		V _{CC} = 1.65V to 1.95V	Full			0.35 × V _{CC}	
		V _{CC} = 2.3V to 2.7V	Full			0.7	
		V _{CC} = 2.7V to 3.6V	Full			0.8	
High-Level Output Voltage	V _{OH}	V _{CC} = 1.65V to 3.6V, I _{OH} = -100μA	Full	V _{CC} - 0.3	V _{CC} - 0.005		V
		V _{CC} = 1.65V, I _{OH} = -4mA	Full	1.05	1.50		
		V _{CC} = 2.3V, I _{OH} = -8mA	Full	1.65	2.09		
		V _{CC} = 2.7V, I _{OH} = -12mA	Full	2.05	2.42		
		V _{CC} = 3.0V, I _{OH} = -18mA	Full	2.25	2.60		
		V _{CC} = 3.0V, I _{OH} = -24mA	Full	2.00	2.45		
Low-Level Output Voltage	V _{OL}	V _{CC} = 1.65V to 3.6V, I _{OL} = 100μA	Full		0.005	0.30	V
		V _{CC} = 1.65V, I _{OL} = 4mA	Full		0.10	0.65	
		V _{CC} = 2.3V, I _{OL} = 8mA	Full		0.16	0.80	
		V _{CC} = 2.7V, I _{OL} = 12mA	Full		0.23	0.60	
		V _{CC} = 3.0V, I _{OL} = 24mA	Full		0.45	0.80	
Input Leakage Current	I _I	V _{CC} = 3.6V, V _I = 5.5V or GND	Full		±0.1	±5	μA
Off-State Output Current	I _{OZ}	V _{CC} = 3.6V, V _I = V _{IH} or V _{IL} , V _O = 5.5V or GND	Full		±0.1	±5	μA
Power-Off Leakage Current	I _{OFF}	V _{CC} = 0V, V _I or V _O = 5.5V	Full		±0.1	±5	μA
Supply Current	I _{CC}	V _{CC} = 3.6V, V _I = V _{CC} or GND, I _O = 0A	Full		0.4	20	μA
Additional Supply Current	ΔI _{CC}	Per input pin, V _{CC} = 2.7V to 3.6V, V _I = V _{CC} - 0.6V, I _O = 0A	Full		2.0	20	μA
Input Capacitance	C _I	V _{CC} = 0V to 3.6V, V _I = GND to V _{CC}	+25°C		3.5		pF

DYNAMIC CHARACTERISTICS

(See Figure 1 for test circuit. Full = -40°C to +125°C, all typical values are measured at $T_A = +25^\circ\text{C}$ and $V_{CC} = 1.2\text{V}, 1.8\text{V}, 2.5\text{V}, 2.7\text{V}$ and 3.3V respectively, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS	
Propagation Delay ⁽²⁾	t_{PD}	Dn to Qn, see Figure 2	$V_{CC} = 1.2\text{V}$	+25°C		16.0		ns
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	0.5	9.3	19.3	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	0.5	6.1	10.0	
			$V_{CC} = 2.7\text{V}$	Full	0.5	6.0	10.5	
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	0.5	6.0	9.0	
		LE to Qn, see Figure 3	$V_{CC} = 1.2\text{V}$	+25°C		18.0		ns
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	0.5	6.5	18.2	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	0.5	4.5	9.4	
			$V_{CC} = 2.7\text{V}$	Full	0.5	4.5	10.0	
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	0.5	4.3	8.5	
Enable Time ⁽²⁾	t_{EN}	\overline{OE} to Qn, see Figure 4	$V_{CC} = 1.2\text{V}$	+25°C		31.0		ns
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	0.5	9.0	20.3	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	0.5	5.8	11.2	
			$V_{CC} = 2.7\text{V}$	Full	0.5	5.7	11.0	
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	0.5	5.0	10.0	
Disable Time ⁽²⁾	t_{DIS}	\overline{OE} to Qn, see Figure 4	$V_{CC} = 1.2\text{V}$	+25°C		10.0		ns
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	0.5	4.9	11.9	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	0.5	2.7	6.8	
			$V_{CC} = 2.7\text{V}$	Full	0.5	2.8	9.0	
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	0.5	2.8	8.0	
Pulse Width	t_W	LE high, see Figure 3	$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	5.0		ns	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	4.5			
			$V_{CC} = 2.7\text{V}$	Full	4.5			
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	4.5			
Setup Time	t_{SU}	Dn to LE, see Figure 5	$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	4.0		ns	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	3.0			
			$V_{CC} = 2.7\text{V}$	Full	2.0			
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	2.0			
Hold Time	t_H	Dn to LE, see Figure 5	$V_{CC} = 1.65\text{V to }1.95\text{V}$	Full	3.0		ns	
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	Full	2.0			
			$V_{CC} = 2.7\text{V}$	Full	1.5			
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	Full	1.5			

DYNAMIC CHARACTERISTICS (continued)

(See Figure 1 for test circuit. Full = -40°C to +125°C, all typical values are measured at $T_A = +25^\circ\text{C}$ and $V_{CC} = 1.2\text{V}, 1.8\text{V}, 2.5\text{V}, 2.7\text{V}$ and 3.3V respectively, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS
Power Dissipation Capacitance ⁽³⁾	C_{PD}	Per latch, $V_i = \text{GND to } V_{CC}$	$V_{CC} = 1.65\text{V to } 1.95\text{V}$	+25°C		16.0	pF
			$V_{CC} = 2.3\text{V to } 2.7\text{V}$	+25°C		15.5	
			$V_{CC} = 3.0\text{V to } 3.6\text{V}$	+25°C		15.5	

NOTES:

- Specified by design and characterization, not production tested.
- t_{PD} is the same as t_{PLH} and t_{PHL} . t_{EN} is the same as t_{PZH} and t_{PZL} . t_{DIS} is the same as t_{PLZ} and t_{PHZ} .
- C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

where:

f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.

V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = Sum of the outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

R_L : Load resistance.

C_L : Load capacitance (includes jig and probe).

R_T : Termination resistance (equals to output impedance Z_O of the pulse generator).


V_{EXT} : External voltage is used to measure switching time.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions


SUPPLY VOLTAGE	INPUT		LOAD		V_{EXT}		
V_{CC}	V_I	t_R, t_F	C_L	R_L	t_{PLH}, t_{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ}, t_{PZH}
1.2V	V_{CC}	$\leq 2.0ns$	30pF	1k Ω	Open	$2 \times V_{CC}$	GND
1.65V to 1.95V	V_{CC}	$\leq 2.0ns$	30pF	1k Ω	Open	$2 \times V_{CC}$	GND
2.3V to 2.7V	V_{CC}	$\leq 2.0ns$	30pF	500 Ω	Open	$2 \times V_{CC}$	GND
2.7V	2.7V	$\leq 2.5ns$	50pF	500 Ω	Open	$2 \times V_{CC}$	GND
3.0V to 3.6V	2.7V	$\leq 2.5ns$	50pF	500 Ω	Open	$2 \times V_{CC}$	GND

WAVEFORMS




Test conditions are given in Table 1.
 Measurement points are given in Table 2.
 Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. Input Dn to Output Qn Propagation Delay Times



Test conditions are given in Table 1.
 Measurement points are given in Table 2.
 Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Figure 3. Latch Enable Input LE to Output Qn Propagation Delay Times and Pulse Width



Test conditions are given in Table 1.
 Measurement points are given in Table 2.
 Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 4. Enable and Disable Times

WAVEFORMS (continued)



Test conditions are given in Table 1.

Measurement points are given in Table 2.

The shaded areas refer to when the input is allowed to change for predictable output performance.

Figure 5. Data Setup and Hold Times

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT			
	V_{CC}	V_I	$V_M^{(1)}$	V_M	V_X	V_Y
1.2V	V_{CC}	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
1.65V to 1.95V	V_{CC}	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
2.3V to 2.7V	V_{CC}	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
2.7V	2.7V	2.7V	1.5V	1.5V	$V_{OL} + 0.3V$	$V_{OH} - 0.3V$
3.0V to 3.6V	2.7V	2.7V	1.5V	1.5V	$V_{OL} + 0.3V$	$V_{OH} - 0.3V$

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 2.5ns.


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (MARCH 2024) to REV.A	Page
Changed from product preview to production data.....	All

PACKAGE OUTLINE DIMENSIONS

SOIC-20



RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	2.350	2.650	0.093	0.104
A1	0.100	0.300	0.004	0.012
A2	2.100	2.500	0.083	0.098
b	0.330	0.510	0.013	0.020
c	0.204	0.330	0.008	0.013
D	12.520	13.000	0.493	0.512
E	7.400	7.600	0.291	0.299
E1	10.210	10.610	0.402	0.418
e	1.27 BSC		0.050 BSC	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


- NOTES:
 1. Body dimensions do not include mode flash or protrusion.
 2. This drawing is subject to change without notice.

PACKAGE OUTLINE DIMENSIONS

TSSOP-20



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.200
A1	0.050	-	0.150
A2	0.800	-	1.050
b	0.190	-	0.300
c	0.090	-	0.200
D	6.400	-	6.600
E	4.300	-	4.500
E1	6.200	-	6.600
e	0.650 BSC		
L	0.450	-	0.750
H	0.250 TYP		
θ	0°	-	8°
ccc	0.100		

NOTES:

1. Body dimensions do not include mode flash or protrusion.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-153.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-20	13"	24.4	10.90	13.30	3.00	4.0	12.0	2.0	24.0	Q1
TSSOP-20	13"	16.4	6.80	6.90	1.50	4.0	8.0	2.0	16.0	Q1

DD0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002