

GENERAL DESCRIPTION


The 74AHC1G08 is a single 2-input positive-AND gate with high-speed CMOS inputs. The supply voltage can range from 2.0V to 5.5V. The device implements the Boolean function $Y = A \cdot B$ or $Y = \overline{A + B}$.

The 74AHC1G08 is available in Green SC70-5 and SOT-23-5 packages. It operates over an ambient temperature range of -40°C to +125°C.

FEATURES

- **Wide Supply Voltage Range: 2.0V to 5.5V**
- **+8mA/-8mA Output Current at $V_{CC} = 5.0V$**
- **Low Quiescent Current: $I_{CC} = 2\mu A$ (MAX)**
- **Propagation Delay:**
 $t_{PD} = 4.5ns$ (TYP) at $V_{CC} = 5V$ and $C_L = 50pF$
- **All Inputs with Schmitt-Trigger Action**
- **-40°C to +125°C Operating Temperature Range**
- **Available in Green SC70-5 and SOT-23-5 Packages**


LOGIC SYMBOL



APPLICATIONS

- Computing: Server, PC and Notebook
- Medical Equipment
- Industrial Equipment
- Telecom Equipment
- Wireless Equipment
- Battery Powered Equipment

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L


$Y = A \cdot B$ or $Y = \overline{A + B}$

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	A	Data Input.
2	B	Data Input.
3	GND	Ground.
4	Y	Data Output.
5	V _{CC}	Supply Voltage.

ELECTRICAL CHARACTERISTICS(Full = -40°C to +125°C, all typical values are measured at $T_A = +25^\circ\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
High-Level Input Voltage	V_{IH}	$V_{CC} = 2.0\text{V}$	Full	1.5			V	
		$V_{CC} = 3.0\text{V}$	Full	2.1				
		$V_{CC} = 5.5\text{V}$	Full	3.85				
Low-Level Input Voltage	V_{IL}	$V_{CC} = 2.0\text{V}$	Full			0.5	V	
		$V_{CC} = 3.0\text{V}$	Full			0.9		
		$V_{CC} = 5.5\text{V}$	Full			1.65		
High-Level Output Voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 2.0\text{V}, I_{OH} = -50\mu\text{A}$	Full	1.9	1.99		V
			$V_{CC} = 3.0\text{V}, I_{OH} = -50\mu\text{A}$	Full	2.9	2.99		
			$V_{CC} = 4.5\text{V}, I_{OH} = -50\mu\text{A}$	Full	4.4	4.49		
			$V_{CC} = 3.0\text{V}, I_{OH} = -4\text{mA}$	Full	2.48	2.8		
			$V_{CC} = 4.5\text{V}, I_{OH} = -8\text{mA}$	Full	3.8	4.2		
Low-Level Output Voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 2.0\text{V}, I_{OL} = 50\mu\text{A}$	Full		0.01	0.1	V
			$V_{CC} = 3.0\text{V}, I_{OL} = 50\mu\text{A}$	Full		0.01	0.1	
			$V_{CC} = 4.5\text{V}, I_{OL} = 50\mu\text{A}$	Full		0.01	0.1	
			$V_{CC} = 3.0\text{V}, I_{OL} = 4\text{mA}$	Full		0.2	0.44	
			$V_{CC} = 4.5\text{V}, I_{OL} = 8\text{mA}$	Full		0.3	0.44	
Input Leakage Current	I_I	$V_{CC} = 0\text{V to } 5.5\text{V}, V_I = 5.5\text{V or GND}$	+25°C		±0.1	±1	μA	
Supply Current	I_{CC}	$V_{CC} = 1.65\text{V to } 5.5\text{V}, V_I = 5.5\text{V or GND}, I_O = 0\text{A}$	+25°C		1	2	μA	
Input Capacitance	C_I	$V_{CC} = 5\text{V}, V_I = V_{CC}$ or GND	+25°C		5		pF	

DYNAMIC CHARACTERISTICS

(See Figure 1 for test circuit, see Figure 2 for waveforms. Full = -40°C to +125°C, all typical values are measured at $T_A = +25^\circ\text{C}$ and $V_{CC} = 3.3\text{V}$ and $V_{CC} = 5.0\text{V}$ respectively, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS	
Propagation Delay ⁽²⁾	t_{PD}	A or B to Y, $V_{CC} = 3.0\text{V}$ to 3.6V , See Table 1	$C_L = 15\text{pF}$	+25°C		4.0	5.5	ns
				Full	0.5		7.5	
			$C_L = 50\text{pF}$	+25°C		5.5	7.5	
				Full	1.0		12.5	
		A or B to Y, $V_{CC} = 4.5\text{V}$ to 5.5V , See Table 1	$C_L = 15\text{pF}$	+25°C		3.5	5.0	ns
				Full	0.5		6.0	
			$C_L = 50\text{pF}$	+25°C		4.5	6.0	
				Full	1.0		8.5	
Power Dissipation Capacitance ⁽³⁾	C_{PD}	No load, $f_i = 1\text{MHz}$, $V_{CC} = 5\text{V}$	+25°C		9.5		pF	

NOTES:

- Specified by design and characterization; not production tested.
- t_{PD} is the same as t_{PLH} and t_{PHL} .
- C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

where:

f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.

V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = Sum of outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

C_L : Load capacitance (includes jig and probe).


R_T : Termination resistance (equals to output impedance Z_O of the pulse generator).

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT		LOAD	TEST
V_{CC}	V_I	t_R, t_F	C_L	
2.0V to 5.5V	V_{CC}	$\leq 3.0ns$	15pF, 50pF	t_{PHL}, t_{PLH}

WAVEFORMS



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Figure 2. Input (A or B) to Output (Y) Propagation Delays

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT
VCC	VI	VM ⁽¹⁾	VM
2.0V to 5.5V	VCC	0.5 × VCC	0.5 × VCC

NOTE:

1. The measurement points should be VIH or VIL when the input rising or falling time exceeds 3.0ns.



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Changes from Original (JANUARY 2024) to REV.A	Page
Changed from product preview to production data.....	All

PACKAGE OUTLINE DIMENSIONS

SC70-5



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.800	1.100	0.031	0.043
A1	0.000	0.100	0.000	0.004
A2	0.800	1.000	0.031	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.220	0.003	0.009
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.65 TYP		0.026 TYP	
e1	1.300 BSC		0.051 BSC	
L	0.525 REF		0.021 REF	
L1	0.260	0.460	0.010	0.018
θ	0°	8°	0°	8°



NOTES:

1. Body dimensions do not include mold flash or protrusion.
2. This drawing is subject to change without notice.



PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

SOT-23-5



RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.450
A1	0.000	-	0.150
A2	0.900	-	1.300
b	0.300	-	0.500
c	0.080	-	0.220
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
e1	1.900 BSC		
L	0.300	-	0.600
θ	0°	-	8°
ccc	0.100		

NOTES:


1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-178.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-5	7"	9.5	2.40	2.50	1.20	4.0	4.0	2.0	8.0	Q3
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

D00001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

DD0002