SGM61020S
2A High Efficiency Synchronous Buck Converter

GENERAL DESCRIPTION

The SGM61020S is a high efficiency synchronous Buck DC/DC converter with 2A output current capability and adjustable output voltage. The input supply voltage is in the range of 2.5V to 5.5V. Using adaptive off-time peak current control, the efficiency of this device is higher than 80% for loads over 1mA and reaches 95% in the moderate load ranges (5V to 3.3V).

This device operates with a quasi-fixed 1.5MHz pulse width modulation (PWM) mode for moderate or heavy loads. But at light loads, pulse skip modulation is used for power-save mode (PSM). The PSM operating quiescent current is very low, typically 44μA, which is well suitable for battery powered applications to prolong battery life. Despite such low quiescent current, the transient response to large load variations is excellent. The device shutdown current is less than 0.5μA.

The SGM61020S provides an adjustable output voltage by an external resistor divider. The device is capable for low dropout operation with 100% duty cycle. Some other features include internal soft-start for limiting startup inrush current, over-current and thermal shutdown protections, enable input and power good output (for SGM61020PS version only).

The SGM61020S is available in a Green SOT-23-5 package and the SGM61020PS is available in a Green SOT-23-6 package.

FEATURES

- **2.5V to 5.5V Input Voltage Range**
- **Adjustable Output Voltage from 0.6V to V_{IN}**
- **Up to 95% Efficiency**
- **Low R_{DSON} Switches (99mΩ/51mΩ)**
- **Power-Save Mode for Light Load Efficiency**
- **44μA (TYP) Operating Quiescent Current**
- **100% Duty Cycle for Low Dropout Operation**
- **1.5MHz PWM Switching Frequency**
- **Power Good Output (SGM61020PS Only)**
- **Over-Current Protection**
- **Thermal Shutdown Protection**
- **Input Under-Voltage Lockout (UVLO) Protection**
- **-40℃ to +125℃ Operating Temperature Range**
- **Small Packaging:**
  SGM61020S: Available in a Green SOT-23-5 Package
  SGM61020PS: Available in a Green SOT-23-6 Package

APPLICATIONS

General Purpose POL Supply
Set-Top Box
Network Video Camera
Wireless Router
Hard Disk Driver

TYPICAL APPLICATION



Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM61020S	SOT-23-5	-40℃ to +125℃	SGM61020SXN5G/TR	031XX	Tape and Reel, 3000
SGM61020PS	SOT-23-6	-40℃ to +125℃	SGM61020PSXN6G/TR	0GGXX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XX = Date Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltage Range (1)
VIN, EN, PG ..... -0.3V to 6V
SW (DC) ..... -0.3V to V_{IN} + 0.3V
SW (AC, Less than 10ns) (2) ..... -2V to 9V
FB ..... -0.3V to 5.5V
Package Thermal Resistance
SOT-23-5, θ_{JA} ..... 172℃/W
SOT-23-6, θ_{JA} ..... 157℃/W
Junction Temperature ..... +150℃
Storage Temperature Range ..... -65℃ to +150℃
Lead Temperature (Soldering, 10s) ..... +260℃
ESD Susceptibility
HBM 4000V
CDM 1000V

NOTES:
1. All voltage values are with respect to the ground terminal.
2. While switching.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V_{IN} ..... 2.5V to 5.5V
Output Voltage Range, V_{OUT} ..... 0.6V to V_{IN}
Output Current Range, I_{OUT} ..... 0A to 2A
Sink Current at PG Pin, I_{SINK_PG} 1mA
Operating Junction Temperature Range ..... -40℃ to +125℃

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS

SGM61020S (TOP VIEW)



SOT-23-5

SGM61020PS (TOP VIEW)



SOT-23-6

PIN DESCRIPTION

PIN		NAME	I/O	FUNCTION
SOT-23-5	SOT-23-6			
1	1	EN	I	Active High Enable Input. Apply a logic low to shut down the device or pull EN up to VIN to enable it. Do not leave EN floating.
2	2	GND	G	Ground Pin.
3	3	SW	O	Switching Node Output Pin. Connect to the filter inductor.
4	4	VIN	P	Power Supply Input. Decouple VIN with at least 4.7μF ceramic capacitor to GND, close to the device. (If the input voltage oscillates, the input capacitance can be increased.)
5	6	FB	I	Feedback Input. Use a resistor divider to feedback the output voltage to this pin and set the voltage.
—	5	PG	O	Open-Drain Power Good Output (SGM61020PS Only). Pull it up with a resistor to a positive voltage no more than 5.5V. It can be left open if unused.

NOTE: I = input, O = output, P = power, G = ground.

ELECTRICAL CHARACTERISTICS

(V_{IN} = 5.0V, T_J = -40℃ to +125℃, and typical values are at T_J = +25℃, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply						
Quiescent Current into VIN Pin	I_Q	Not switching		44		μA
Shutdown Current into VIN Pin	I_{SD}	EN = 0V		0.035	0.5	μA
Under-Voltage Lockout Threshold	V_{UVLO}	V_{IN} falling, T_J = -40℃ to +125℃		2.3	2.4	V
Under-Voltage Lockout Hysteresis	V_{HYS}			100		mV
Thermal Shutdown	T_{JSD}	Junction temperature rising		145		℃
		Junction temperature falling		125		
Logic Interface						
High-Level Threshold at EN Pin	V_{IH}	V_{IN} = 2.5V to 5.5V		0.94	1.2	V
Low-Level Threshold at EN Pin	V_{IL}	V_{IN} = 2.5V to 5.5V	0.4	0.74		V
Soft Startup Time	t_{SS}	Measure from 0 to 95% × V_{OUT} (set)		900		μs
Output						
Feedback Regulation Voltage	V_{FB}	T_J = +25℃	0.594	0.600	0.606	V
		T_J = -40℃ to +125℃	0.588	0.600	0.612	
High-side FET On-Resistance	R_{DSON}			99		mΩ
Low-side FET On-Resistance				51		
High-side FET Current Limit	I_{LIM}		3.1	3.5	3.9	A
Switching Frequency	f_{SW}	V_{OUT} = 2.5V		1.5		MHz
SGM61020PS Only						
Power Good Threshold	V_{PG}	V_{FB} rising, referenced to V_{FB} nominal		95% × V_{REF}		V
		V_{FB} falling, referenced to V_{FB} nominal		90% × V_{REF}		
Power Good Low-Level Output Voltage	V_{PG_OL}	I_{SINK} = 1mA, T_J = -40℃ to +125℃		0.1	0.4	V
Input Leakage Current into PG Pin	I_{PG_LKG}	V_{PG} = 5.0V		0.015		μA
Power Good Delay Time	t_{PG_DLY}	V_{FB} falling		43		μs

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = +25℃, V_{IN} = 5V, V_{OUT} = 1.8V, and L_1 = 2.2μH, unless otherwise noted.

PWM Operation



Time (500ns/div)

Power-Save Mode Operation



Time (1μs/div)

Startup and Shutdown with Load



Time (500μs/div)

Startup and Shutdown with Load



Time (500μs/div)

Load Transient



Time (5μs/div)

Load Transient



Time (5μs/div)

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T_A = +25℃, V_{IN} = 5V, V_{OUT} = 1.8V, and L_1 = 2.2μH, unless otherwise noted.

Efficiency vs. Load Current



Efficiency vs. Load Current



Efficiency vs. Load Current



Efficiency vs. Load Current



Load Regulation vs. Load Current



Line Regulation vs. Input Voltage



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T_A = +25℃, V_{IN} = 5V, V_{OUT} = 1.8V, and L_1 = 2.2μH, unless otherwise noted.

Switching Frequency vs. Load Current



Switching Frequency vs. Input Voltage



FUNCTIONAL BLOCK DIAGRAM



Figure 2. SGM61020S/SGM61020PS Block Diagram

DETAILED DESCRIPTION

The SGM61020S is a high efficiency Buck switching regulator optimized for handheld battery-powered applications. It operates at a quasi-fixed frequency of 1.5MHz and uses adaptive off-time PWM control for the moderate to heavy load range. This allows using a small inductor and small capacitors for compact designs. At light load condition, this device operates in power-save mode (PSM) to reduce the switching frequency and losses for longer battery life. The PSM quiescent current is typically 44μA while the shutdown current is less than 0.5μA (MAX).

Under-Voltage Lockout Protection

When the input voltage is below the UVLO threshold (2.3V, TYP), the device is shut down. If the input voltage rises above the UVLO threshold plus hysteresis, the IC will restart.

Enable Input

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator and drive it low to turn it off. Connect the EN pin directly to a voltage source that can't be higher than the VIN pin. The EN input should not be left floating.

Soft Startup

A 900μs internal soft-start circuit is included to prevent input inrush current and voltage drops during startup. This circuit slowly ramps up the error amplifier reference voltage (V_{REF} = 0.6V) after exiting the shutdown state or under-voltage lockout (UVLO). Slow increase of the output voltage prevents the excessive inrush current for charging the output capacitors and creates a smooth output voltage rise. The other advantage of a soft-start is avoiding supply voltage drops especially on the high internal impedance sources such as the primary cells and rechargeable batteries.

The SGM61020S is also capable of starting with a pre-biased output capacitor when it is powering up or enabled. When the device is turning on, a bias on the output may exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output may not drop during the off period and the device must restart under pre-biased output condition. Without the pre-biased capability, the device may not be able to start up properly. The output ramp is automatically initiated with the bias voltage and ramps up to the nominal output value.

DETAILED DESCRIPTION (continued)

Power Good Output (SGM61020PS Only)

The PG pin is an open-drain output. PG requires a pull-up resistor (e.g. 499kΩ). PG pin is pulled to GND before the output voltage is above 95% of the nominal voltage. After FB voltage reaches 95% of V_{REF}, the PG pin is pulled high immediately. When the FB voltage drops below 90% of V_{REF}, the PG pin will be pulled low after a 43μs delay. Leave the PG pin unconnected when not used.

Table 1. PG Output Logic

Device Conditions		Logic Status	
		HI-Z	Low
Enable	EN = High, $V_{FB} \geq V_{PG}$	√	
	EN = High, $V_{FB} \leq V_{PG}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_A > T_{JSD}$		√
UVLO	$1.4V < V_{IN} < V_{UVLO}$		√
Power Supply Removal	$V_{IN} \leq 1.4V$	√	

Power-Save Mode (PSM)

At light load condition, the SGM61020S shifts to the PSM mode and operates with pulse skip modulation to reduce the switching frequency and minimize the losses. It also shuts down most of the internal circuits in PSM. In this mode, one or more PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal again and the switches will turn off. In power-save mode, the output voltage is slightly higher than nominal output voltage. This effect can be mitigated by a larger output capacitor.

Low Dropout Operation (100% Duty Cycle)

When the input voltage reduces, the on-time increases. When the input voltage is lower than the regulation output voltage, the output voltage drops, and the SGM61020S goes into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the load current times the R_{DSON} composed by the high-side switch and inductor.

Current Limit Protection

At the beginning of each cycle, the high-side switch is turned on. If the converter is overloaded or a short occurs on the output, the inductor current sensed by the high-side switch exceeds the maximum current limit threshold. Under this condition, the high-side switch is turned off and the on-time is ended to avoid damage. The shortened on-time will result in a reduced output voltage.

Note that the measured peak current limit in the closed-loop and open-loop test conditions is slightly different, mainly due to the current comparator propagation delay.

Thermal Shutdown Protection

A thermal shutdown function is implemented to prevent damage caused by excessive heat and power dissipation. Once the junction temperature exceeds +145℃, the device is shut down. The device is released from shutdown automatically when the junction temperature decreases by 20℃.

APPLICATION INFORMATION

An application circuit schematic of the SGM61020PS with adjustable output is provided in Figure 3.



Figure 3. SGM61020PS Application Example with 1.8V/2.0A Output

Output Voltage Setting

A resistor divider network (R_1 and R_2 in Figure 3) can be used to set the device output voltage based on the Equation 1. Use a 49.9kΩ resistor for R_2 to compromise between the quiescent current and the bias error/noise immunity of the FB pin.

$$V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2}) = 0.6V \times (1 + \frac{R_1}{R_2}) \quad (1)$$

When V_{IN} decreases to near V_{OUT} value, the switching frequency is decreased and the duty cycle is increased until it reaches 100%.

A feed-forward capacitor (C_2) can be placed in parallel with R_1 to improve the bandwidth and achieve faster transient response and reduce the V_{OUT} ripple in PSM.

Output Capacitor Design

For the device, the output capacitance is generally designed to limit the output voltage ripple below the required level. C_{OUT} also reduces the voltage transients when fast load changes occur. The inductor ripple current that is absorbed by C_{OUT} is determined by L, V_{OUT} and V_{IN}. The output voltage ripple is determined by the interaction of inductor current ripple with the capacitor impedance including its capacitance (C_{OUT}), ESR and ESL values.

During a load transient, the output capacitor provides or absorbs the extra load current alone that results in a droop or quick rise in its voltage, until the loop can respond, and the inductor average current reaches the new load level. The C_{OUT} capacitance determines the transient magnitude. Bias Voltage may cause capacitance decreasing significantly if ceramic capacitors are used. The effective deviation of a ceramic capacitor can be as high as -50% to +20% of the nominal value.

Note that high ripple current in the capacitor ESR can cause high temperature due to power dissipation in the capacitor. High operating temperature shortens the capacitor lifetime. Therefore, the maximum allowed ripple current in the capacitor that depends on the ambient temperature must not be exceeded.

Low ESL capacitors can be chosen if ringing in the low megahertz region is seen. Limiting the trace lengths on the PCB or replacing large capacitors with several smaller parallel ones can also help.

To have small output ripple and stable regulation loop, use low-ESR X5R or X7R ceramic capacitors with high ripple current ratings.

The output ripple caused by limited C_{OUT} capacitance and its parasitic ESR can be calculated from Equation 2:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (RESR + \frac{1}{8 \times f_{SW} \times C_{OUT}}) \quad (2)$$

In this example, a 10μF_10V_X5R_0603 Ceramic capacitor is used.

APPLICATION INFORMATION (continued)

Inductor Design and Selection

In most cases, a 1μH to 2.2μH inductor works well for the SGM61020S. Typically, a lower value inductor has a smaller physical size but may result in higher loss due to higher switching frequency required (the lower DCR may compensate for that at heavy loads). For a required ripple (ΔI_L), the inductor can be chosen based on Equation 3:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}} \quad (3)$$

Typically, the ΔI_L is chosen around 10% to 30% of the maximum load current. For lower output voltage settings, it is recommended to use 1μH inductor to achieve good response and stability.

Inductor manufacturers usually provide thermal current rating (I_{RMS}) and saturation current rating (I_{SAT}). Choose the I_{SAT} above the ($I_{LOAD,MAX}$ + ΔI_L/2) × 1.2 to avoid saturation.

The inductor DCR is also an important factor for efficiency and loss consideration. For better efficiency, SGMICRO suggests to choose the DCR of the inductor as small as possible. More generally, choosing the saturation current above high-side limit is enough.

Input Capacitor Design

The input capacitor provides the converter pulsating and high frequency input currents, and decouples them from the input line. The C_{IN} impedance at the switching frequency should be very low and less than the source impedance to filter the switching currents and prevent them from flowing in the input source. The input voltage ripple must be small for proper regulation and stability. The following Equation 4 can be used to calculate C_{IN} based on the required peak-to-peak input ripple (V_{IN}).

$$C_{IN} = \frac{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}{\frac{V_{IN}}{I_{LOAD}} \times f_{SW}} \quad (4)$$

The worst case, ripple occurs when the duty cycle is near to 50% (V_{OUT}/V_{IN} ≈ 0.5). Use Equation 5 to calculate C_{IN}:

$$C_{IN(MIN)} = \frac{1}{(\frac{V_{IN}}{I_{LOAD}}) \times 4 \times f_{SW}} \quad (5)$$

Use at least a 4.7μF low-ESR X5R or X7R ceramic capacitor for C_{IN}. A 22μF capacitor works well for most applications but for better filtering, a larger capacitor can be used. Consider the capacitor rated RMS current for the design. The C_{IN} RMS current is given by Equation 6:

$$I_{RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})} \quad (6)$$

In worst case, I_{RMS} is equal to 1/2 of the load DC current:

$$I_{RMS(MAX)} = \frac{1}{2} \times I_{LOAD} \quad (7)$$

Note that using long test leads for powering the converter on a lab bench can cause stability issues such as excessive ringing in the output during load transients. It is due to the large inductance of such wires that along with the low-ESR ceramic input capacitors create a high-Q network. Moreover, it can cause errors in loop phase and gain measurements. It is not the case in normal applications with short PCB traces feeding the input. However, if in an application the input inductance cannot be reduced, a high-ESR tantalum or aluminum electrolytic capacitor must be used in parallel with the low-ESR ceramic capacitors to stabilize the system by added the damping to the high-Q network.

LAYOUT CONSIDERATIONS

Some important PCB layout design considerations for the SGM61020S are listed below:

• Place the low-ESR input/output capacitors and the inductor as close as possible to the device with short, wide and direct traces on the same layer.

• Connect the GND terminal of the input and output capacitors together and to the device GND pin and the GND power plane in one point.
• Keep the FB feedback traces away from noisy elements or traces such as the SW node.
• Use GND layers under the device, switching traces and inductor for better shielding.



Top Layer Bottom Layer

Figure 4. SOT-23-5 PCB Layout



Top Layer Bottom Layer

Figure 5. SOT-23-6 PCB Layout

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (NOVEMBER 2023) to REV.A	Page
Changed from Product Preview to Production Data	All

PACKAGE OUTLINE DIMENSIONS

SOT-23-5





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.450
A1	0.000	-	0.150
A2	0.900	-	1.300
b	0.300	-	0.500
c	0.080	-	0.220
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
e1	1.900 BSC		
L	0.300	-	0.600
θ	0°	-	8°
ccc	0.100		

NOTES:
1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-178.

PACKAGE OUTLINE DIMENSIONS

SOT-23-6





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.450
A1	0.000	-	0.150
A2	0.900	-	1.300
b	0.300	-	0.500
c	0.080	-	0.220
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
e1	1.900 BSC		
L	0.300	-	0.600
θ	0°	-	8°
ccc	0.100		

NOTES:
1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-178.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOT-23-6	7"	9.5	3.23	3.17	1.37	4.0	4.0	2.0	8.0	Q3

DD0001

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7″ (Option)	368	227	224	8
7″	442	410	224	18

DD0002