

GENERAL DESCRIPTION

The SGM41538 and SGM41538B are efficient synchronous multi-chemistry chargers for 1- to 4-cell batteries optimized for high density applications with minimum number of external components.

Hybrid Power Boost mode (HPB) is supported in which the battery can assist the adapter when the system demand is higher than the adapter rated power. It also features an ultra-fast changeover from charging to discharging and does not crash when switching between different operating modes.

If the adapter is not present and V_{BAT} is above the minimum operation system voltage (V_{SYSMIN}) , BATFET will directly connect the battery to the system. Battery-Only-Boost mode is also supported when V_{BAT} drops close to V_{SYSMIN} or lower. In this case, the Boost converter is activated to boost the low battery voltage and regulate the system voltage until battery stored energy is completely utilized and depleted.

Device supply source is automatically selected between battery or adapter. The integrated gate drivers for the external N-MOSFETs (ACFET, RBFET and BATFET) are powered by two internal charge pumps.

The integrated SMBus interface of the SGM41538 and SGM41538B allows the power management controller to accurately set and regulate the input current, charge current, discharge current, and the charge voltage. It also provides a comprehensive set of programmable protection features.

Adapter current, battery discharge current, and system power are monitored through their respective pins (IADP, IDCHG, PMON) such that the host can throttle the CPU and reduce system power whenever needed.

The SGM41538 and SGM41538B are available in a Green TQFN-4×4-28BL package and can operate in the -40℃ to +125℃ junction temperature range.

APPLICATIONS

Systems with Battery/Capacitor Backup Notebooks, Ultra-Books, Detachable, and Tablet PCs Industrial and Medical Equipment Portable Equipment

FEATURES

- **Hybrid Power Boost Mode (HPB) Allows System Powering from Adapter and Battery Together**
	- **Ultra-Fast 80μs Response for Entering HPB**
- **Battery-Only-Boost Mode Allows Powering the System in Low Battery State without Adapter**
- **Two-Level Input Current Limiting for Maximum Adapter Power Utilization and Minimal Battery Discharge**
- **Charges 1- to 4-Cell Packs from 4.5V to 24V Adapters**
- **Accurate Power/Current Monitoring for CPU Throttling**
	- **-1.7%~2.3% Current Monitor Accuracy**
- **-5%~5% System Power Monitoring Accuracy (PMON)**
- **Comprehensive nPROCHOT Protection Profile**
- **Automatic Adapter/Battery Source Selection by NMOS Fast ACFET Turn-On (100μs)**
- **Accurate Input Current, Charge Voltage, Charge Current and Discharge Current Limit Programming**
	- **-0.3%~0.35% Charge Voltage (16mV/Step)**
	- **-2.2%~2.5% Input Current (64mA/Step)**
	- **-1.5%~3.5% Charge Current (64mA/Step)**
	- **-3.5%~1.5% Discharge Current (512mA/Step)**
- **Comprehensive Integrated Charging Functions**
	- **+ Battery LEARN Function**
	- **+ Battery Presence Monitor**
	- **Boost Mode Indicator**
	- **Internal Loop Compensation**
	- **Bootstrap (BTST) Diode**
- **Improve Safety Protections for Over-Voltage, Over-Current, Battery, Inductor, and MOSFET Short-Circuit**
- **4 Switching Frequencies: 300kHz, 400kHz, 600kHz and 800kHz**
- **Real-Time System Control with ILIM Pin Current Limit**

PACKAGE/ORDERING INFORMATION

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

- Trace Code Vendor Code - Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.

2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS Voltage Range

SRN, SRP, ACN, ACP, CMSRC, VCC, BATSRC

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION

PIN DESCRIPTION

PIN DESCRIPTION (continued)

ELECTRICAL CHARACTERISTICS

(T_J = -40℃ to +125℃, parameters are given with V_{VCC_UVLOZ} < V_{VCC} < V_{ACOV}, V_{VCC} > V_{SRN} + V_{SLEEP}, typical values are measured at T_J = +25°C, unless otherwise noted.)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

TIMING REQUIREMENTS

Figure 1. SMBus Key Waveforms and Timings

TYPICAL PERFORMANCE CHARACTERISTICS

SG Micro Corp DECEMBER 2024 **www.sg-micro.com**

20V/div 2V/div 5V/div 2V/div

5V/div 2V/div

2V/div

20V/div

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Hybrid Power Boost Mode Enabled **Hybrid Power Boost Mode Disabled by ILIM**

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Hybrid Power Boost Mode with Charge Enable

Hybrid Power Boost Mode with Discharge Current

SG Micro Corp DECEMBER 2024 **www.sg-micro.com**

FUNCTIONAL BLOCK DIAGRAM

DETAILED DESCRIPTION

Overview

The SGM41538 is a multi-chemistry battery charging controller with automatic power source selection (adapter or battery) and 4.5V to 24V input voltage range. This device is an ideal choice for space-limited portable applications with 1 to 4-cell batteries such as notebook and detachable ultra-books. The power source selection is implemented through separate drivers for the external N-MOSFETs (ACFET, RBFET and BATFET) that control connection of those sources.

Dynamic Power Management (DPM) is included to prevent adapter overloads by limiting the input power while maximizing the utilization of adapter power rating. Adapter is loaded close to its maximum power for system load and battery charging. With DPM, if during the battery charging the system power demand is increased, the charge current is decreased accordingly to keep the total adapter current below its rating. If the system power is increased above the adapter rating, the Hybrid Power Boost mode (called "Turbo Boost mode" previously) will start to assist the adapter by discharging battery to the system.

With the integrated accurate current sense amplifiers (analog outputs), system power (PMON), input current (IADP) and battery discharge current (IDCHG) can be constantly monitored. If an over-current is detected, the adapter or battery will be disconnected and an nPROCHOT (processor hot) alert signal is sent to the CPU. The CPU should then re-adjust and optimize the charge parameters to get the best system performance with the available power.

The SGM41538 SMBus interface allows accurate adjustments of the input current, charge voltage and charge current. The nPROCHOT timings and thresholds are also SMBus adjustable for maximum adaptation to the system requirements.

Power-On Reset (POR)

The SGM41538 is powered by an adapter or battery. Typically, they are connected to VCC by external Schottky diodes (OR). If VCC voltage exceeds its UVLO threshold, the device will awake with a power-on reset (POR) and then SMBus communication can be started.

Battery-Only Operation

When adapter is not present, BATFET (Q3 in [Figure 7\)](#page-43-0) is turned on when the device is powered up (from battery) if V_{VCC} > V_{VCC} UVLOZ. After reset, the SGM41538 remains in low power mode with the lowest quiescent current by default (EN_LWPWR bit is set to 1). Resetting EN_LWPWR to 0 by SMBus enables the performance mode. In this mode the IDCHG and PMON buffers, nPROCHOT protection functions, Battery-Only-Boost mode and independent comparator can be enabled by SMBus. To have accurate references, the REGN LDO is enabled (except when only IDCHG buffer) in battery-only performance mode.

Adapter Detection and ACOK Output

The ACDET input senses the adapter voltage through an external resistor divider. The AC detection threshold is typically set higher than the maximum battery voltage, but less than the minimum acceptable adapter voltage. All internal bias circuits are enabled when V_{ACDET} > $V_{WAKEUP-RISE}$.

ACOK is an open-drain output that goes high (external pull-up) when an adapter is detected. The conditions for ACOK = high are:

- V_{VCC} UVLOZ < V_{VCC} < V_{ACOV}
- V_{ACDET} > 2.4V
- V_{VCC} V_{SRN} > $V_{SLEEP-RISE}$ (Note that V_{SRN} is the sensed battery voltage or V_{BAT})

The ACOK_STAT bit represents the status of ACOK pin. The deglitch time for ACOK is set by ACOK_DEG bit (150ms or 1.2s), and its POR default value is 1.2s, however, it will be 150ms for the first time that the adapter is plugged in, if no write to ACOK DEG bit has occurred since POR. For all subsequent adapter detections (after the first one), the deglitch time is set by ACOK_DEG bit (150ms or 1.2s). So, if this bit is not overwritten after POR, only after the first adapter plug-in, the deglitch time is 150ms and for any other plug-in, deglitch will be 1.2s. If the battery has been present already and ACOK DEG bit is re-written to 1.2s before the first adapter plug-in, the ACOK deglitch will be 1.2s for the first plug-in as well.

Adapter Over-Voltage (ACOV)

An adapter over-voltage is detected if V_{VCC} exceeds 25.7V. Upon detection of an ACOV charge will be disabled, ACOK goes low, ACFET/RBFET turn off (to disconnect the high voltage from the system), and BATFET turns on if the turn-on conditions are valid. The ACOV event is cleared when V_{VCC} returns below 24.8V (normal range). In this case, the device releases the ACOK to go high, turns the BATFET off, and turns the ACFET and RBFET on again to power the system from the adapter.

DETAILED DESCRIPTION (continued)

REGN LDO

The REGN is an LDO regulator that also serves as an internal voltage reference. This LDO is enabled whenever VACDET is higher than $V_{\text{WAKEUP-RISE}}$ and is disabled when the adapter is removed and low power mode is enabled (EN_LWPWR = 1) regardless of other registers and settings. It will be enabled if the low power mode is disabled (EN_LWPWR = 0) and one of the following functions is enabled:

- Power Monitor Function (PMON)
- Processor Hot Function (nPROCHOT)
- Independent Comparator
- Battery-Only-Boost (EN_BATT_BOOST)

System Power Selection

The switch between the adapter and battery as power source for the SGM41538 is automatic and with a break-before-make logic to avoid shoot-through between the two sources during transitions.

Two common source N-MOSFETs (ACFET and RBFET, named as Q1 and Q2 in [Figure 7](#page-43-0) or [Figure 8\)](#page-45-0) are placed between the adapter and ACP pin. Their common gates are driven by the ACDRV output and both sources are connected to the CMSRC pin.

The ACFET is used to disconnect adapter from system and battery. It also limits the inrush current rise (di/dt) by controlling the turn-on time when the adapter is plugged in. The ACFET also protects the adapter if a short-circuit occurs in the battery or system.

The RBFET blocks negative voltage if a reverse input voltage is accidentally applied and also protects the battery discharge to the input if a short occurs on the adapter side. Compared to a reverse blocking Schottky diode, the RBFET has much lower power dissipation thanks to its low RDSON.

The ACDET input is used to detect the presence of the adapter. If V_{ACDET} is below 2.4V, it means that a valid adapter is not present and the device isolates the system from the adapter input by pulling the ACDRV to CMSRC and keeping ACFET and RBFET off. In this situation, if all following conditions are valid, the system will be connected to the battery through BATFET (N-MOSFET) by bringing its gate voltage to V_{BATSRC} + 6V on the BATDRV output:

- V_{VCC} > V_{VCC} UVLOZ
- V_{ACN} (System Voltage) < V_{SRN} (Battery Voltage) + 200mV
- ACFET and RBFET are off

A valid adapter is detected when V_{ACDET} is above 2.4V. If all following conditions are valid, the ACDRV will go high to turn the ACFET and RBFET on, and change the system power source from battery to adapter:

- ACOK is high.
- Device is not in LEARN mode, or if it is in LEARN mode, the V_{SRN} is below the battery depletion threshold.

The gate drive voltage for the ACFET/RBFET is V_{CMSRC} + 6V. If after 20ms of turning the ACFET/RBFET on, the gate-source voltage is still below 5.7V, the ACFET/RBFET will be turned off. A turn-on retry will repeat after a 1.2s delay, and if the same failure occurs for seven times within a 90s period, the ACFET/RBFET will latch off. In this case, it is necessary to remove the adapter and shut down the system to reset the device by forcing V_{ACDET} below V_{ACOK} $_{FALL}$ (2.35V TYP). The ACFET/RBFET can turn on again after reset. The failure counter is reset to zero after 90s to avoid false latch off.

At least one of the following conditions must be valid to turn off ACFET and RBFET:

- \cdot If the device is in LEARN mode, V_{SRN} is higher than battery depletion threshold.
- ACOK is low.

Two external capacitors $(C_{GS}$ and C_{GD}) must be carefully selected based on the following considerations and placed on the ACFET for limiting the adapter inrush current during turn-on:

- Try to minimize the total system bus capacitance.
- Choose C_{GS} at least 40 times higher than C_{GD} to prevent ACFET false turn-on during adapter hot plug-in.
- ACFET must be fully turned on within 20ms, otherwise a turn-on failure will be detected.
- MOSFET peak current rating must be high enough.
- Use 4kΩ gate drive current limiting and slow-down resistors in series with ACDRV, CMSRC and BATDRV pins to increase the gate voltage rise time and limit inrush and fault currents.

DETAILED DESCRIPTION (continued)

Battery Charging in Buck Mode

This device controls charging of the batteries or super-capacitor stacks with Buck switching converters. A complete charge cycle includes constant-current (CC) and constant-voltage (CV) phases. In constant-current phase, the charge current is regulated to a limit which is set in ChargeCurrent Register. The charger enters CV mode to regulate the battery voltage when SRN voltage reaches the voltage level set in ChargeVoltage Register. The following conditions must be met to start charging in the charge mode:

- Charge is enabled (CHRG_INHIBIT bit is 0, and charge is enabled by default).
- ILIM pin voltage is above $V_{ILIM-RISE}$ (100mV TYP).
- Valid values are set through SMBus in ChargeCurrent register and ChargeVoltage register.
- ACOK is high (valid adapter) see [Adapter Detection and](#page-16-0) [ACOK Output](#page-16-0) section.
- ACFET and RBFET are on (with sufficient gate voltage) see [System Power Selection](#page-17-0) section.
- \cdot V_{SRN} is below BATOVP threshold.
- Device junction temperature is below TSHUT threshold.
- Device is not in ACOC condition see [Protections](#page-24-0) [Functions](#page-24-0) section.

The charge will stop if any of the following events occur:

- Charge is inhibited (set CHRG_INHIBIT bit to 1 through SMBus).
- ILIM pin voltage falls below V_{ILM} $_{FALL}$ (76mV TYP).
- Setting one of the ChargeCurrent register and ChargeVoltage register to 0.
- ACOK goes low (invalid adapter voltage).
- ACFET is turned off.
- V_{SRN} exceeds BATOVP threshold (battery over-voltage).
- Thermal shutdown.
- ACOC is detected (adapter over-current).
- Short-circuit is detected (see [MOSFETs and Inductor](#page-25-0) [Short-Circuit Protections](#page-25-0) section).
- Watchdog timer expires (if watchdog timer is enabled, see [Watchdog Timer](#page-24-1) section).

Automatic Charge Current Soft-Start

After charging is enabled, the charge current will start to rise with an automatic soft-start to prevent stress or over-current/overshoot on the converter and output capacitors. With a 10mΩ sense resistor the charge current starts at 128mA and in CCM mode rises with 64mA steps in each ~480μs until it reaches the programmed value. While the converter is in DCM mode, the step size is larger and lasts longer due to the slower converter response.

Hybrid Power Boost Mode (HPB)

When the required system power is higher than the adapter power, the Hybrid Power Boost feature can be turned on to allow discharging battery to system and prevent adapter and system fail. After power-up, the HPB feature is disabled by default (EN_HYBRID_BOOST bit is 0). Set this bit to 1 to enable HPB feature. The status of HPB is indicated on the nBST_STAT output pin and can also be read from the BOOST_STAT bit through SMBus.

For HPB, the input current must be set to a value above 1536mA (with a R_{AC} = 10mΩ input current sensing resistor). The input current threshold for entering HPB can be set to 104% or 107% of the input current limit by the FDPM_RISE bit ($0 = 107\%$ and $1 = 104\%$). If the peak power mode is not enabled (see [Peak Power Mode or Two-Level Adapter](#page-21-0) [Current Limiting](#page-21-0) section), the input current limit is I_{LIM1} (set in InputCurrent register). If the peak power mode is enabled and the device is in the t_{OVL} duration of the of peak power mode cycle, the input current limit is I_{LIM2} , and the HPB threshold is 107% of the I_{LIM2} . In the rest of a peak power mode cycle, the input current limit will be I_{LIM1} . When input current exceeds 107% of the input current limit, the controller begins battery discharge by changing the converter from Buck mode to Boost mode. During HPB, the adapter current will be regulated to the input current limit level. Use watchdog timer to prevent too long operation in HPB mode.

Any of the following conditions will stop the HPB mode:

- Power demand reduction (battery discharge current drops to 0A).
- Light load on adapter (adapter current fall below 750mA).
- Disabling HPB (EN_HYBRID_BOOST is reset to 0).
- Removing adapter.
- Low battery voltage (V_{BAT} falls below depletion threshold, set in BAT_DEPL_VTH[1:0] bits).
- ACFET turn-off.
- Thermal shutdown.
- Short-circuit detection (see [MOSFETs and Inductor](#page-25-0) [Short-Circuit Protections](#page-25-0) section).
- Watchdog timer expires (if watchdog is enabled).

DETAILED DESCRIPTION (continued)

Battery-Only-Boost Mode

This mode is enabled if EN BATT BOOST = 1. When Battery-Only-Boost mode is enabled, if there is no adapter, system is powered from the battery and the converter operates in Boost mode to regulate the system voltage when the battery voltage is lower than the minimum system voltage (set in REG0x3E). In Battery-Only-Boost mode, the supply rail voltage is regulated to V_{SYSMIN} plus an offset value which is set in the VBOOST bit. This offset is $+1.6V$ (if VBOOST = 0. default) or + 2.4V (if VBOOST = 1). The Boost mode keeps the system running until complete depletion of the battery. While the device is operating in this mode, the BOOST_STAT bit is 1 and nBST_STAT indicator output pin is low.

Battery-Only-Boost mode will terminate if any of the following occurs:

- Disabling Battery-Only-Boost mode (EN_BATT_BOOST bit is reset to 0).
- Enabling battery low power mode (EN_LWPWR bit is set to 1).
- Adapter is plugged in (resulting in ACOK go high).
- Battery depletion (V_{BAT} falls below depletion threshold, set in BAT_DEPL_VTH[1:0] bits).
- Thermal shutdown.
- Short-circuit detection (Refer to [MOSFETs and Inductor](#page-25-0) [Short-Circuit Protections](#page-25-0) section).
- Watchdog timer expires (if watchdog is enabled).

In the Battery-Only-Boost mode, the minimum ACOK falling ACDET threshold (2.30V) must be higher than the regulation level ($V_{SYSMIN} + 1.6V$ or $+ 2.4V$) and the lowest supported adapter voltage must be higher than that for smooth changeover during adapter plug in or removal. For example, if V_{SYSMIN} = 6.656V and VBOOST = 1 (2.4V), the input detection threshold must be above 9.056V plus some additional margin, like 10V for this example. If the selected ACOK falling threshold is the minimum (2.3V), the ACDET divider ratio (ground-side resistor to the total divider resistance) should be lower than 2.3V/10V.

Power and Current Monitoring

Accurate Current Sense Amplifiers (for IADP and IDCHG)

Two accurate current sense amplifiers (CSA) monitor the input current (IADP) and the discharge current (IDCHG). These outputs are commonly used in industry for charger monitoring. The IADP voltage is 20 (default) or 40 times the ACP-ACN differential voltage (set in IADP_GAIN bit). The IDCHG voltage is 8 or 16 (default) times the SRN-SRP differential voltage (set in IDCHG_GAIN bit). IADP output is valid only if V_{VCC} > V_{VCC} uvloz and V_{ACDET} > V_{WAKEUP} .

- V_{IAPP} = 20 or 40 \times (V_{ACP} V_{ACN}) in charge and Hybrid Power Boost modes.
- V_{IDCHG} = 8 or 16 × (V_{SRN} V_{SRP}) in discharge mode (Hybrid Power Boost or Battery-Only-Boost modes).

It is recommended to place a small capacitor (100pF MAX) on these outputs to decouple high frequency noise. An RC filter can also be added if more filtering is desired, but lower cutoff frequency results in CSA slower response. Use a resistor divider at the CSA output can reduce the voltage of current monitoring and keep the high accuracy against temperature variations.

Accurate Power Sense Amplifier (for PMON)

Total available power from adapter and battery together is monitored in the SGM41538. The ratio factor (KPMON defined as the ratio of the PMON pin voltage to the total system power) is set by the gain (programmed in PMON_RATIO bit, default 1µA/W) and the connected PMON resistor to GND for current to voltage conversion. The input sense resistor (R_{AC}) can be selected $2 \times$ or 0.5 \times the charge sense resistor (R_{SR}) by setting RSNS_RATIO[1:0] bits to 01 or 10.

$$
I_{PMON} = K_{PMON} (V_{IN} \times I_{IN} - V_{BAT} \times I_{BAT})
$$
 (1)

Note that in charge I_{BAT} > 0 and in discharge I_{BAT} < 0.

Like CSA, a small capacitor (100pF MAX) is recommended on PMON output to decouple high frequency noise. An additional RC filter may also be used if needed, considering that lower cutoff frequency increases the amplifier response delay.

DETAILED DESCRIPTION (continued)

CPU Throttling and Processor Hot Indication

The CPU peak power may go too high and exceed the total available power from the adapter and battery when it is operating in turbo mode. The signs of such over-power are adapter high current, overshoot in battery discharge current, or system bus voltage drop. Also, without the adapter or battery, the power may not be sufficient for the CPU turbo mode peak power. Such events are grouped and monitored by the processor-hot function with programmable thresholds and deglitch times for each event. If one of the events is triggered, an nPROCHOT pulse will be asserted. The following 7 events are included in the nPROCHOT profile of the SGM41538:

- ICRIT: Programmed adapter critical current (I_{CRIT} = 1.1 \times I_{LIM2}) is exceeded (programmable threshold and deglitch time).
- INOM: Adapter average current exceeds 110% of the input current limit (programmable threshold and deglitch time).
- IDCHG: Programmed battery discharge over-current is exceeded (programmable threshold and deglitch time).
- VSYS: Battery voltage (V_{SRN}) (for 2-cell to 4-cell batteries) falls below programmed threshold (programmable threshold).
- CMPOUT (independent comparator output) transition from high to low (programmable deglitch time).
- ACOK falling edge (high to low transition upon adapter removal).
- nBATPRES input rising edge (transition from low to high upon battery removal).

All events can be individually enabled/disabled in PROCHOT PROFILE[6:0]. The ICRIT threshold is set as a percentage of the input IDPM (regulation) current. The InputCurrent register (or IDPM) is set with 7 bits in REG0x3F, and its default value is 4096mA. ILIM2 can be set to 110% to 250% of I_{DPM} . If I_{DPM} is set too small, the I_{CRIT} can trigger nPROCHOT upon adapter connection due to the inrush current, especially if a short deglitch time like 10μs or 100μs is used. The exact settings that potentially may cause a trip, depend on the system rail capacitance and the difference between the adapter and battery voltages. Larger capacitance or larger voltage difference increase the inrush current. A false trigger is more expected to occur if I_{CRIT} is below 512mA.

With any nPROCHOT event, the nPROCHOT output is pulled low for at least 10ms (PROCHOT WIDTH $[1:0] = 10$ by default). This low pulse will be extended if at the end of the 10ms period the event is still present.

During an nPROCHOT cycle, if any new triggering event occurs, it will be saved in the PROCHOT_STAT[6:0] status register. They can be used for design tests and system optimization.

Figure 3. nPROCHOT Logic and Events Profile

DETAILED DESCRIPTION (continued)

Dynamic Power Management and Input Current

Dynamic power management is used to adjust the charge current such that adapter current remains close to its maximum limit (I_{LIM1}) which is set in InputCurrent register. If the system demands a current above this limit, the peak power mode (if enabled) will be activated (see [Peak Power](#page-21-0) [Mode or Two-Level Adapter Current Limiting](#page-21-0) in the next section). If this mode is not enabled, then HPB will be activated (if it is enabled and all conditions are valid). Adapter current may exceed the I_{LIM1} limit if none of these modes are active. Exceeding I_{LIM1} may result in INOM, nPROCHOT or ACOC events. I_{LIM1} and FDPM_RISE (input current HPB entry threshold) are measured with high precision. I_{LIM1} can be set in 64mA increments in InputCurrent register, and FDPM_RISE threshold can be set to 104% or 107% of the I_{LIM1} . The high precision allows the following combinations of settings:

- If InputCurrent register is set as a multiple of 128mA (bit [6] = 0), the FDPM RISE can be set to 107% for any I_{LIM1} value.
- If InputCurrent register is set as a multiple of 128mA (bit [6] = 0) the FDPM_RISE can be set to the tighter 104% threshold for I_{LIM1} values above 2.5A (that is for I_{LIM1} > 2560mA only).
- The InputCurrent register can be set with the higher 64mA precision (bit $[6] = 1$) for $I_{LIM1} > 2.5A$ if FDPM_RISE = 107%.

Peak Power Mode or Two-Level Adapter Current Limiting

An adapter is usually able to tolerate load currents above its rating for short periods (less than a few tens of milliseconds). This ability can be utilized for two-level input current limiting (or peak power mode) to reduce discharge when CPU is running in turbo mode. EN_PKPWR is the enable bit for the peak power mode. I_{LIM1} current limit is the adapter DC current in DPM and is set in InputCurrent register (below but near adapter rating) while I_{LIM2} (short time increases overloading limit) is set as a percentage of I_{LIM1} (or DPM current) through the ILIM2_VTH[3:0] bits in the 110% to 250% range.

A load transient can cause a surge in the input current or battery discharge (when both adapter and battery supply the system together), or a drop in the system voltage (when the system is supplied by adapter only). Upon detection of such events, if the peak power mode is enabled, firstly the I_{LIM2} input current limit will be in effect for a period of t_{OVLD} (set by PKPWR_TOVLD[1:0] in the 1ms to 10ms range), and then if high load continues, adapter current will be limited to I_{LIM1} for a duration up to t_{MAX} - t_{OVLD} . The t_{MAX} value is set by PKPWR_TMAX[1:0] in the 20ms to 1300ms range (20ms by default). If the load current remains high after the t_{MAX} period, another peak power cycle will begin. Otherwise, the charge will resume after the expiry of t_{MAX} .

The timing parameters (t_{OVLD} and t_{MAX}) cannot be modified while the device is in this mode (peak power mode is enabled if EN $PKPWR = 1$) and any attempt to write to these registers (PKPWR_TOVLD[1:0] and PKPWR_TMAX[1:0]) is ignored. For any change in t_{OVLD} or t_{MAX} , this mode must be disabled (reset EN_PKPWR to 0) and then re-enabled.

DETAILED DESCRIPTION (continued)

Converter in Buck Mode (Charging)

In Buck mode (charging), the converter operates as a fixed frequency, voltage mode control synchronous PWM Buck converter with a type III internal compensation. The resonance frequency determined by the output LC filter is given by Equation 2:

$$
f_o \approx \frac{1}{2\pi\sqrt{LC}}\tag{2}
$$

Choose this frequency such that with the internal compensation, converter has sufficient phase margin. For the best performance choose the LC filter such that the nominal f_O frequency falls in the 10kHz to 20kHz range. Some recommended LC components are given in [Table 1](#page-22-0) for the selectable switching frequencies of 300kHz to 800kHz and for different charge current configurations. Note that the output capacitor (C_O) is the total capacitance present at the battery connection (place it on the SRN node of the charge current sense resistor). To calculate these tables, the inductance is first selected to set the current ripple in the 20% to 40% of the desired charge current and then the capacitance is selected such that the resonant frequency falls between 10kHz and 20kHz.

The DC bias voltage of ceramic capacitors significantly reduces the effective capacitance of them especially at higher output voltages and for smaller size packages. Consider the proper capacitance derating for C_o based on the manufacturer recommendations. A rated voltage much higher than the operating voltage may be required to minimize such derating.

Table 1. Suggested LC Filters for Some Common Charge Currents

Default Switching	LC Parameters	Charge Current					
Frequency		2A	3A	4A	6A	8A	
800kHz	$L(\mu H)$	6.8 or 8.2	5.6 or 6.8	3.3 or 4.7	3.3	2.2	
	$C_{O}(\mu F)$	20	20	20	30	40	
	R_{SR} (m Ω)	10	10	10	10	10	
600kHz	$L(\mu H)$	x	6.8	5.6	3.3 or 4.7	3.3	
	$C_{O}(\mu F)$	x	20	20	30	30	
	$R_{\rm SR}$ (m Ω)	x	10	10	10	10	
400kHz	$L(\mu H)$	x	x	6.8 or 8.2	5.6	4.7	
	$C_{O}(\mu F)$	x	x	20	20	20	
	R_{SR} (m Ω)	x	x	10	10	10	
	$L(\mu H)$	x	x	8.2	6.8	5.6	
300kHz	$C_{O}(\mu F)$	x	x	20	20	20	
	R_{SR} (m Ω)	10	10	10	10	10	

NOTE: R_{SR}: Charge Sense Resistor, x: Not Recommended.

DETAILED DESCRIPTION (continued)

Battery-Only: Converter in Boost Mode Discharging

In Battery-Only-Boost mode, the converter operates as a fixed frequency voltage mode control synchronous Boost PWM converter with internal type III compensation. In this mode the output LC filter resonant frequency is given by Equation 3:

$$
f_{\rm o} \approx \frac{1}{2\pi\sqrt{LC}} \times \frac{V_{\rm IN}}{V_{\rm o}}
$$
 (3)

Use Equation 3 to design the LC filter, such that the internal compensation can achieve enough phase margin. For the best performance, choose the nominal LC resonant frequency in the 3.5kHz to 6.0kHz range. Some suggested output capacitances for the recommended inductor values at various $V_{\text{SYS}}/V_{\text{BAT}}$ Boost ratios are given in [Table 2.](#page-23-0) In this

table, C_O is the system node capacitance that must be connected to the ACN side of the adapter sense resistor for the Battery-Only-Boost configuration. The inductance is calculated based on the Buck charging current (Buck mode). The selected inductance determines the system capacitance such that the output resonant frequency is 6.0kHz. Use the lowest Boost ratio in the supported range for selecting the components. For example, if $V_{\text{SYSMIN}} = 6.7V$ and VBOOST = 0 (1.6V), the converter boosts when the V_{BAT} is in the 6.0V to 6.7V range and the lowest Boost ratio will be $(6.7 + 1.6)/6.7 =$ 1.24, so for this example the $V_{\text{SVs}}/V_{\text{BAT}} = 1.25$ row should be used to select the system capacitance. The minimum recommended system capacitance is 60μF for proper transient response, therefore larger inductors are not recommended at higher Boost ratios.

Table 2. Suggested LC Value for the Battery-Only-Boost Operation (x: Not Recommended)

System Capacitor C_0 (μ F)	Boost Inductor $L_0(\mu H)$						
Boost Ratio (V_{SYS}/V_{BAT})	2.2	3.3	4.7	5.6	6.8	8.2	
1.25	200	135	95	80	66	60	
1.5	140	95	66	60	\checkmark ⋏		
2.0	80	60			х	λ	

Continuous Conduction Mode (CCM)

Inductor current will be continuous (CCM operation) if the charge current is large enough and stays above zero during each switching cycle. At the beginning of each cycle, the ramp signal starts from 600mV, and the high-side switch (HS MOSFET) is turned on while the error amplifier output (EAO) voltage is higher than the ramp. The HS switch turns off and after a short dead time the low-side switch (LS MOSFET) turns on when the ramp rises above the EAO voltage. At the end of the cycle, the ramp resets to 600mV and the LS switch turns off to prepare for a new cycle. A break-before-make logic always provides a short dead time in which both switches are off during transition to prevent shoot-through. During dead time, the inductor current is circulated through the LS MOSFET body-diode. In CCM, the converter acts as a system with two fixed poles. By keeping the LS MOSFET on during the off times (synchronous rectification), the power dissipation remains low and allows safe high current charging.

DCM (Discontinuous Conduction Mode) Converter Operation

Inductor current (I_L) has a downward slope when HS MOSFET is off (LS MOSFET on). If I_L reaches zero, the converter enters DCM. To prevent system voltage from being boosted by the HS MOSFET body diode, the under-current protection (UCP) prevents negative current and turns off the LS MOSFET if its current falls below 0.54A (in other words, the R_{SR} = 10mΩ voltage drops below 5.4mV). In DCM the system response changes to a single-pole system. The pole location is proportional to the load current.

Light Load Detection (Comparator) and Non-Synchronous Operation Mode

Light load is detected when the charge current drops below 125mA (sensed on the R_{SR} = 10m Ω). In light load status, the controller keeps LS MOSFET off to prevent negative current (and boost back), and converter enters non-synchronous mode. When charge current increases above 250mA, converter exits the light load status and LS MOSFET can turn on again.

Likewise, in Boost mode light load status (discharge current below 300mA), the HS MOSFET is kept off and converter enters the non-synchronous mode to prevent negative inductor current and current back flow to the battery. When the charge current exceeds 550mA, the HS MOSFET can turn on again.

DETAILED DESCRIPTION (continued)

Switching Frequency Selection

The switching frequency can be selected between 300kHz, 400kHz, 600kHz and 800kHz (default) by setting PWM_FREQ[1:0] bits through SMBus. This feature can be used to help solve EMI problems.

LEARN Cycle for Battery

To calibrate the battery gas gauge, a full discharge and charge cycle can be completed through the LEARN function. A LEARN cycle is started by setting the EN_LEARN bit to 1. After enabling the LEARN, the system is only powered from battery and not the adapter by turning ACFET/RBFET off and BATFET on. The LEARN cycle is automatically terminated when the battery voltage falls below the depletion threshold and then the controller turns BATFET off and ACFET/RBFET on to switch back to the normal power input from adapter. The EN_LEARN bit automatically resets to 0 after completing a LEARN cycle.

If during a LEARN cycle the adapter is removed, LEARN mode is terminated by clearing EN_LEARN to 0 and BATFET remains on without any glitches. To start a new LEARN cycle when the adapter is reconnected, the host needs to set the EN_LEARN bit again.

If during a LEARN cycle the battery is removed, the nBATPRES input will go from low to high that terminates LEARN mode and within 100µs the ACFET/RBFET turns on quickly to avoid system crash. An ACFET/RBFET turn-on triggerd by nBATPRES is faster than turning on caused by battery depletion comparator.

Watchdog Timer

A watchdog timer is included in this device that can suspend operation (charging, Hybrid Power Boost mode or Battery-Only-Boost mode) if it is timed out and not reset by ChargeVoltage register or ChargeCurrent register write commands within a timer setting. The timer is adjustable in WDTMR_ADJ[1:0] to 155s (default), 78s, 5s or disabled. A change to these two bits also resets the watchdog timer.

After a watchdog timeout, the register values are not affected, but converter will suspend. The converter does not resume until watchdog is reset by a write to ChargeVoltage register or ChargeCurrent register or a change is made in the WDTMR_ADJ[1:0] bits.

Protections Functions Adapter Input OCP (ACOC)

The input over-current (ACOC) can be set to 1.25 \times I_{CRIT} or 2 × ICRIT (selectable through ACOC_VTH bit). This function can be disabled through the EN_ACOC bit. If it is enabled and the input current exceeds the ACOC limit for more than 6ms (deglitch time) the ACFET/RBFET will latch off and cannot be turned on again unless the adapter is removed and reinserted such that ACDET voltage falls below VACOK FALL (2.35V TYP) to completely reset the SGM41538. Note that the SGM41538 cannot keep the input current level at its regulated value if the charge current has been already reduced to 0 and system is the only adapter load.

Charging OCP (CHGOCP)

By monitoring the R_{SR} sense resistor voltage (V_{SRP} - V_{SRN}), cycle-by-cycle peak charge over-current protection is implemented to keep the charge current below OCP threshold. With R_{SR} = 10mΩ, the OCP threshold is set to 6A, 9A or 12A automatically based on the charge current setting in the ChargeCurrent register. This automatic setting prevents too low or too high OCP settings that can result in unwanted protection trigger or unsafe settings. If the I_{SR} peak current exceeds the OCP limit, the gate driver of the HS switch turns off for the rest of the cycle (until the beginning of the next cycle). Selected inductor must have sufficient saturation current such that peak current remains in the desired ripple range.

Battery Over-Voltage Protection (BATOVP)

If in charge mode, the sensed battery voltage (V_{SRN}) rises 4% or more above regulation set point (BATOVP event), both MOSFET switches will be kept off. If this situation lasts for more than 30ms, the charger will be disabled completely. This feature provides a quick response to over-voltage conditions, for example when the load or battery is removed. During BATOVP event an internal 15mA current sink is connected to SRP to discharge any stored energy in the output inductor and the output capacitors.

If a BATOVP is detected during Boost operation (Battery-Only-Boost or Hybrid Power Boost), the device continues the Boost mode.

Battery Short Protection

If the battery voltage (V_{SRN}) goes too low and drops below 2.5V (BATLOWV event), the converter will reset for 1ms and then if all required charge conditions are valid, charging will restart. With this feature, current overshoot is avoided that otherwise could cause inductor saturation and damage to the MOSFETs. During the BATLOWV condition, the charge current will be limited to 0.57A (with R_{SR} = 10mΩ). If BATLOWV continues, the LS MOSFET remains off and only turns on for short pulses to refresh bootstrap (BTST) capacitor.

DETAILED DESCRIPTION (continued)

Thermal Shutdown (TSHUT)

The device TQFN package provides very good junction to ambient thermal conduction to keep the device cool. To prevent damage to the device in case of overheating, if the junction temperature (T_J) exceeds 150°C the device will turn off converter and shut down itself. It does not turn on again until TJ drops below 130℃, where the charge can resume with a soft-start. During TSHUT, the REGN LDO current limit is reduced to 24mA and the ACFET and RBFET remain on to power the system.

MOSFETs and Inductor Short-Circuit Protections

A special short-circuit protection method is used in SGM41538 by cycle-by-cycle current monitoring of the MOSFETs R_{DSON} voltage drops that are sensed after a short blanking time from the beginning of each cycle. If an inductor or MOSFET short is detected by an over-current comparator, a counter will be incremented (1 per each cycle). Each MOSFET has its own comparator and counter. If any counter reaches 7, the charger will latch off and ACFET/RBFET are turned off to disconnect the adapter. The BATFET will also turn on to connect the battery to the system. The counters will reset when the power stage exits latch-off and is enabled again. To reset latch-off status, pull the V_{VCC} below V_{VCC} UVLOZ or the VACDET below V_{WAKEUP}. V_{DS} monitoring of the MOSFETs can be disabled independently. The low-side V_{DS} monitor has a 260mV over-current threshold and is enabled by IFAULT LO bits. The high-side V_{DS} monitor threshold is 780mV and is enabled by IFAULT_HI bits. In Battery-Only-Boost mode, the low-side switch V_{DS} short-circuit threshold monitoring is only used for cycle-by-cycle current limiting and the latch-off does not happen.

Note that the cycle-by-cycle charge over-current protection circuit may detect the over-current firstly and turn off the switch before the short-circuit protection circuit can detect it. It can happen due to the short-circuit detection blank time that is considered to avoid influence of MOSFET transient noises during turn-on. Note that the MOSFET is forced to turn off by the over-current protection before the end of blanking time and in this condition, the device cannot detect short-circuit and the counters may not reach 7 to latch off. Therefore, the charger keeps switching with very small duty cycle for cycle-by-cycle current limiting. Even in this situation the charger and MOSFETs remain in their safe operation area due to very short on-time.

Due to the same reason (blanking times), during soft-start the short-circuit protection trigger may take much longer than 7 cycles.

Programming

SMBus Write-Word or Read-Word charger protocol commands are supported by SGM41538/SGM41538B. The charger can be identified by the 16-bit ManufacturerID and DeviceID registers located at 0FEh and 0FFh respectively. The ManufacturerID always returns 38h. The Device ID for the SGM41538 is 66h, and for the SGM41538B it is 68h. All registers of the SGM41538/SGM41538B are 16-bit which are divided into a high byte and a low byte.

SMBus Interface

The SGM41538 is a slave device with the 7-bit address of 09h (0000 1001b) and for the SGM41538B it is 49h (0100 1001b). As a slave device, it will not initiate a communication on the bus. A host is needed to control and program communications through the SMBus. A simplified subgroup of the System Management Bus Specification V1.1 commands (available from www.smbus.org) is supported for communication with the smart battery using read-word and write-word protocols.

Both data (SDA) and clock (SCL) pins use Schmitt-trigger inputs to allow slow pulse edges. Use 10kΩ pull-ups on both lines to provide the required SMBus rise/fall times. The master (usually the host) starts a communication by creating a START condition on the bus and terminates it by creating a STOP condition. Then the bus will be free for a new transaction. START condition is created by an SDA high-to-low transition while SCL is high, and a STOP condition is issued by an SDA low-to-high transition while SCL is high. See [Figure 5](#page-26-0) and [Figure 6](#page-27-0) for the timing diagrams of the SMBus interface signals. The address, command, and data bytes are all exchanged between the START and STOP conditions. During transactions, the SDA state only can change when the SCL is low, except for the START and STOP conditions. Data is transmitted bit by bit from MSB to LSB and one byte (8-bits) at a time. Data bits are sampled from SDA line at the rising edges of the SCL. A 9th acknowledge bit is also transmitted by receiver, so nine clock cycles are required for transferring each byte. The write-word and read-word command protocols are provided in [Table 3](#page-26-1) and [Table 4.](#page-26-2)

DETAILED DESCRIPTION (continued)

SMBus Write-Word and Read-Word Protocols

Table 3. Write-Word Format

Table 4. **Read-Word Format**

NOTES:

1. MTR: Master, SLV: Slave.

2. S = START condition, SR = Repeated START condition, P = STOP condition.

3. Write bit (\overline{W}) and ACK are logic low.

4. Read bit (R) and NCK (Not acknowledge) are logic high.

Timing Diagrams

Figure 5. SMBus Write Timing

Figure 6. SMBus Read Timing

REGISTER MAPS

Table 5. SGM41538/SGM41538B Battery Charger Command Summary

SGM41538/SGM41538B Supported SMBus Commands

[Table 5](#page-28-0) summarizes the 12 battery-charger/smart battery commands that are supported by the SGM41538/41538B and can be use through write-word or read-word protocols. The other 2 listed commands, ManufacturerID register and

DeviceID register, can be used to identify the device (reading REG0xFE and REG0xFF registers respectively). The ManufacturerID register command returns 0038h for both devices. The DeviceID register command returns 0066h for the SGM41538 and 0068h for the SGM41538B.

REGISTER MAPS (continued)

Bit Types:

R: Read only

R/W: Read/Write

n: Parameter code formed by the bits as an unsigned binary number.

REG0x12: ChargeOption0 Register [Reset = 0xE108]

REG0x3B: ChargeOption1 Register [Reset = 0xC220]

REGISTER MAPS (continued)

REG0x38: ChargeOption2 Register [Reset = 0x0080]

REG0x37: ChargeOption3 Register [Reset = 0x1240 or 0x1A40]

REGISTER MAPS (continued)

REG0x37: ChargeOption3 Register [Reset = 0x1240 or 0x1A40] (continued)

REG0x3C: ProchotOption0 Register [Reset = 0x4A54]

REG0x3D: ProchotOption1 Register [Reset = 0x8120]

REGISTER MAPS (continued)

REG0x3A: ProchotStatus Register [Reset = 0x0000]

REG0x14: ChargeCurrent Register [Reset = 0x0000]

The charge current (CC phase) can be set in the 128mA to 8.128A range in 64mA steps when a 10mΩ sense resistor is used by writing a 7-bit value in the 16-bit REG0x14 register (ChargeCurrent register command) with the format given in [Table 6.](#page-37-0) Writing 0 or 64mA to this register terminates the current charge cycle. After a power-on reset (POR), the charge current will reset to 0A. If due to V_{ACDET} < 2.35V the adapter is not working properly (resulting in ACOK going low), the ChargeCurrent register will reset to 0A. As an additional protection level, user can set the maximum charge current by setting the ILIM pin voltage. The actual charge current limit will be the lower setting between ChargeCurrent register and the ILIM pin setting. This feature can be disabled by pulling ILIM above 2V externally (2V is the maximum charge current regulation limit). If ILIM voltage is pulled below 76mV, charging will be disabled.

Table 6. Charge Current Register with RSR = 10mΩ Details

Use Equation 4 to set the ILIM pin charge current limit:

$$
I_{CHG} = \frac{V_{I_{LIM}}}{20 \times R_{SR}}
$$
 (4)

The SRP and SRN pins are used to measure the voltage drop across the charge current sense resistor (R_{SR}) . The default R_{SR} value is 10m Ω , however, other values may also be used that will scale the currents in [Table 6](#page-37-0) by the 10m Ω/R_{SR} ratio. For example, the (1000h) code used for 4096mA charge current with 10mΩ will result in 2048mA current if a 20mΩ sense resistor is used. Generally, a larger resistor provides better measurement accuracy and regulation but increases the conduction losses. The current ripple peaks may also trigger over-current with a large R_{SR} . To reduce ripple and avoid unwanted over-current trigger, a larger inductance or higher frequency setting is needed. It is recommended to choose an R_{SR} not higher than 20mΩ.

REG0x15: ChargeVoltage Register [Reset = 0x0000]

The charge regulation voltage (CV phase) can be set within the 1.024V to 19.200V range in 16mV steps by writing an 11-bit value in the 16-bit register (ChargeVoltage register command) using the format given in [Table 7.](#page-38-0) After POR, the charge voltage setting is 0 and the converter is off. Writing 0 to the ChargeVoltage register disables battery charging, Hybrid Power Boost or Battery-Only-Boost modes.

The SRN pin senses the battery voltage for regulation. This pin must be decoupled (0.1µF recommended) as close as possible to the device and connected close to the battery.

Table 7. Charge Voltage Register Details

REG0x3F: InputCurrent Register [Reset = 0x1000]

To keep the adapter cost, weight and size small, its power rating cannot be unlimited. Adapter is usually not designed to provide the maximum system power and charge current at the same time. System power has large fluctuations depending on the power requirements of the CPU and other subsystems and may vary from near zero (in sleep mode) to a maximum. Therefore, to optimize adapter rating, Dynamic Power Mode (DPM) is used in which the charge current is continuously adjusted based on the available adapter current and the system load. The battery current may even be reversed (discharged) during system high power peaks (typically short term) to support adapter such that they both provide power to the system (battery assists the adapter). With DPM, the AC adapter current (primary input current) is limited and regulated close to its maximum rating for maximum utilization of the adapter. This is the current that in the normal system condition is available to power the system load and for charging the battery at the same time. Normally, the total input current, is equal to the sum of the system and charge currents (plus charger IC current, IBIAS). When this sum tends to exceed the input current limit, the device reduces the charge current to give priority to the system load. If the system current demand continues to increase, the charge current is reduced linearly to 0. If the system demand increases even further, the charger enters Hybrid Power Boost (HPB) mode and discharges battery to assist the adapter for powering the heavy system load. During HPB

mode, the input current remains in regulation. The regulated input current value (I_{DPM}) is set in the InputCurrent register.

During DPM regulation, the total input current is the sum of the device supply current $I_{B|AS}$, the charger input current, and the system load current I_{LOAD} , that can be estimated from Equation 5:

$$
I_{\text{input}} = I_{\text{LOAD}} + \left(\frac{I_{\text{BAT}} \times V_{\text{BAT}}}{V_{\text{IN}} \times \eta}\right) + I_{\text{BlAS}} \tag{5}
$$

where η is the converter efficiency and I_{BAT} is the battery current ($I_{BAT} > 0$ for charging, $I_{BAT} < 0$ for discharging). The converter operates in Buck mode when charging and in Boost mode (HPB) when discharging.

The input current limit (I_{DPM}) can be set within the 64mA to 8.128A range in 64mA steps by writing a 7-bit value in the 16-bit register (InputCurrent register command) using the format given in [Table 8](#page-39-0) (If R_{AC} = 10mΩ is used). After POR, the input current limit is set to default (4096mA with R_{AC} = 10mΩ). Writing 0 or a value above 8.128A is considered invalid and will be ignored.

Other R_{AC} resistor values can be used, however, the actual current will be scaled by 10mΩ/R_{AC} ratio. For example, the (1000h) code for setting the input current setting to 4096mA with a 10mΩ results in 2048mA current if R_{AC} = 20mΩ is used. A larger resistor provides better measurement accuracy and regulation but increases the conduction loss.

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION
D[15]	EN HIZ	0	R/W	$0 =$ The converter can switch if other conditions met (default) 1 = The converter can't switch except for Battery-Only-Boost Mode. This bit can reduce the quiescent current of input by about 500µA. Such as this condition: default mode, no battery, V_{IN} = 20V (satisfy V_{ACDET} > V_{ACOK} and V_{VCC} > $V_{\text{VCC UVLO}}$, the input current is about 1.5mA if EN HIZ = 0, and reduce to about $1mA$ if EN $HIZ = 1$.
D[14:13]	Reserved	00	R/W	Reserved and writing "1" is not recommended.
D[12]	Input Current, DACIIN 6		R/W	$0 = Add$ 0 mA of input current $=$ Add 4096mA of input current
D[11]	Input Current, DACIIN 5	0	R/W	$0 = Add$ 0 mA of input current = Add 2048mA of input current
D[10]	Input Current, DACIIN 4	0	R/W	$0 = Add$ 0mA of input current $=$ Add 1024mA of input current
D[9]	Input Current, DACIIN 3	0	R/W	$0 = Add$ 0 mA of input current $=$ Add 512mA of input current
D[8]	Input Current, DACIIN 2	0	R/W	$0 = Add$ 0 mA of input current = Add 256mA of input current
D[7]	Input Current, DACIIN 1	0	R/W	$0 = Add$ 0mA of input current = Add 128mA of input current
D[6]	Input Current, DACIIN 0	0	R/W	$0 = Add$ 0 mA of input current $1 = Add 64mA of input current$
D[5:0]	Reserved	000000	R/W	Reserved and writing "1" is not recommended.

Table 8. InputCurrent Register Details, Using RAC = 10mΩ Sense Resistor

REG0x39: DisChargeCurrent Register [Reset = 0x1800]

The battery discharge current limit can be set within the 0.512A to 32.256A range in 512mA steps by writing a 6-bit value to the 16-bit register (DisChargeCurrent register command) using the format given in [Table 9](#page-40-0) (with R_{SR} = 10mΩ). After POR, the discharge current limit is set to the default which is 6144mA (with $R_{SR} = 10 \text{m}\Omega$).

To provide a higher level of protection during battery discharge, the ILIM pin can be used for hardware programming of the maximum discharge current. Typically, the user should set this limit below (but not far from) the battery pack over-current protection (OCP) threshold for maximum battery discharge capacity. Refer to the battery specification for OCP information. Actual discharge current limit is the lower of the hardware limit (set by the ILIM pin voltage) and the software limit (set by DisChargeCurrent register). To disable the discharge hardware limit, ILIM pin can be pulled above 1.6V, which corresponds to the maximum adjustable discharge current regulation limit. When ILIM voltage is below 76mV, battery discharge is disabled. To set the discharge current limit with ILIM pin, Equation 6 can be used.

$$
I_{DCHG} = \frac{V_{I LIM}}{5 \times R_{SR}}
$$
 (6)

Table 9. DisChargeCurrent Register with RSR = 10mΩ Details

 R_{SR} default value is 10m Ω , however, other values may also be used. The actual current is scaled by the ratio of 10mΩ and R_{SR}. For example, the discharge current setting used for 4096mA with a 10mΩ resistor will result in 2048mA limit with a 20mΩ resistor. A larger sense resistor provides higher regulation accuracy but at the expense of higher conduction loss. If current sensing resistor value is too high, it may trigger an over-current protection threshold because the peak of the current ripple results in a voltage that is too high. In such a case, either a higher inductance value or a lower current sensing resistor value should be used to limit the current ripple voltage level. A current sensing resistor value no more than 20mΩ is recommended.

In battery Boost mode, the battery is the only power source in the system and limiting the battery discharge current can cause a system voltage drop when the load demand is higher than the discharge limit. In this mode, the battery discharge current is higher than system current. It is not uncommon that the battery current is twice as big as the system current with heavy load, therefore, the discharge limit should be set to the largest current that the battery and switching components can support. It should be considered for protection against fatal currents such as a short-circuit. It should not be set below 9A, because in some system conditions, the discharge current cannot be regulated if it is set below 9A during Boost mode.

REG0x3E: VsysMin Register (Setting the Minimum System Voltage during Battery-Only- Boost Mode) [Reset = 0x2300]

The Battery-Only-Boost mode minimum system voltage can be set between 5.632V (1600h) to 13.568V (3500h) in 128mV steps at VsysMin SET = 0, by writing a 7-bit value in the 16-bit register (VsysMin register command) using the format given in [Table 10](#page-41-0) and 16V at VsysMin_SET = 1. After POR, the Battery-Only-Boost mode minimum system voltage is set to default (8.96V, 2300h).

Note that the Battery-Only-Boost mode regulation voltage is set separately by VBOOST bit to 1.6V + VsysMin SET (if VBOOST = 0, default) or 2.4V + VsysMin_SET (if VBOOST = 1).

The system voltage is sensed through the ACN pin voltage for regulation. Place a decoupling capacitor (0.1µF recommended) on this pin as close as possible to the device to remove high frequency noise.

Table 10. Minimum System Voltage (VsysMin) Register Details

REGISTER MAPS (continued)

Registers Affected by Other Events

Certain events, such as adapter or battery removal, result in a change in some register values, such as resetting some fields to their POR value. [Table 11](#page-42-0) lists those especial events and their affected bit fields.

Table 11. Event Affected Registers and Bit Fields (Exceptions)

APPLICATION INFORMATION

Typical Applications

In this section, two typical applications of the SGM41538 are provided. [Figure 7](#page-43-0) (S→System+) shows a battery charging system with Battery-Only-Boost mode support and in [Figure 7](#page-43-0) (S→Battery+) shows the schematic of a battery charging system without Battery-Only-Boost mode support. Refer to the details provided in this document to understand the Battery-Only-Boost mode operation.

In applications with Battery-Only-Boost function, VCC must be able to get power from either the adapter or the system rail by a diode selector (S→System+ in [Figure 7\)](#page-43-0). Note that VCC is powered from the system rail and not directly from the battery in such applications. The reason is that in Battery-Only-Boost mode with heavy system load, the battery voltage (sensed at SRN) may drop below the minimum requirement due to the high battery current, resulting in an insufficient voltage for the switching converter operation. But the higher system rail voltage is sufficient for converter operation in such conditions. Note also that during the initial power-up, the battery voltage reaches D2 after a forward voltage drop across the Q3 body diode. The drop across D2 (Schottky) is small, however, for a partially charged single-cell (1-cell) Li-Ion battery, the additional voltage drop across the Q3 body diode may result in a VCC voltage below UVLO. Therefore, using Battery-Only-Boost feature it is not recommended for systems with 1-cell battery.

If the system does not need the Battery-Only-Boost mode feature, the requirements are a little bit relaxed compared to the previous case and the schematic shown in [Figure 7](#page-43-0) (S→Battery+) can be used. The VCC power source selector (D1 and D2) is now connected to adapter and battery, and it is suitable for 1-cell applications. The required system bus capacitance (C_{SYS}) is also lower.

Figure 7. Typical SGM41538 Battery Charging Application

APPLICATION INFORMATION (continued)

Design Requirements

[Table 12](#page-44-0) lists the parameters that must be determined before designing the charger, with some example values.

Table 12. Design Requirements

NOTES:

1. Refer to adapter specification to find the input voltage range and input current limit requirements.

2. Refer to battery specification to find the charge voltage, charge current and discharge current recommended levels.

Design Procedure

[Figure 7](#page-43-0) shows the simplified application circuits with the minimum required capacitances on each pin. In this section, design and selection of the main external components including inductor, capacitors and MOSFETs along with additional protection circuits along with minimum loss considerations will be discussed.

Protecting the Device against Negative Output Voltage (Reverse Battery Connection)

If by accident or a production failure the battery pack is inserted with reverse polarity or if a short occurs on the battery connections, negative voltages can appear on the SRP, SRN, and BATSRC pins. The device internal electrostatic-discharge (ESD) protection diodes (from GND pin to SRP or SRN pins) and the two internal anti-parallel (AP) diodes that are placed between SRP and SRN pins, will be forward biased by such negative voltage that can cause high negative current through those diodes. Placing small series resistors (10Ω) between SRP, SRN pin and R_{SR} sense terminals respectively can limit these currents and save the device.

Protecting Against Negative Input Voltage (Reverse Adapter Connection)

Applying a reverse voltage to the input can damage the device and system permanently. [Figure 8](#page-45-0) provides a solution for protection against reverse input polarity using a small N-MOSFET (Q6) and two resistors $(R_{12}$ and $R_{13})$. When adapter is connected correctly, Q6 remains off due to the negative gate-source voltage (V_{GS}) . If the adapter is connected in reverse polarity, the V_{GS} will be positive and Q6 turns on and shorts Q1/Q2 (ACFET/RBFET) gate and source together and keeps it off. The body diode of Q2 blocks the negative voltage from reaching to the device and the system. However, the device CMSRC and ACDRV pins need current limiting resistors (R_3 and R_4) to limit their ESD diode currents caused by the negative voltage. A low V_{GS} threshold MOSFET should be selected for Q6 with low Q_{GS} gate charge for quick turn-on (before Q2) upon negative voltage connection. The R_3 and R_4 resistances must be small enough for quick response of ACFET/RBFET (to avoid slow turn-on/turn-off). R_3 and R_4 power rating must be large enough to dissipate losses at maximum adapter voltage without overheating.

Battery Quiescent Current Reduction

When adapter is disconnected and VCC is powered from the battery (through a direct or indirect path resulting in V_{VCC} > V_{VCC} UVLOZ), the internal BATFET charge pump will constantly run to drive the BATFET by keeping BATDRV voltage at 6V above V_{SRN} . The additional quiescent current caused by the charge pump is not necessary because BATFET does not need to be turned on at light load or shutdown state and its body diode can conduct the small system current without significant loss. To extend the system run time with battery, BATFET needs to be turned on only at high current to reduce the loss and voltage drop across its source and drain (channel conduction rather than body diode conduction). Therefore, host can turn off the battery pack switches to disconnect the battery from the system when the system is in shutdown. Some battery packs may awake again if the SRN voltage remains above the battery UVLO for a long time (like in shipping mode). By setting EN SHIP DCHG bit in ChargeOption1 register to 1, a current source is enabled inside the device to discharge the SRN quickly and pull the VCC voltage (and system rail voltage) low. With the $V_{\rm sys}$ discharged to zero and V_{VCC} < V_{VCC} UVLOZ, the quiescent current will be minimized.

APPLICATION INFORMATION (continued)

Figure 8. Additional Circuit (Q6, R₁₂, R₁₃) for Reverse Input Voltage Protection

Inductor (L) Design

Several parameters need to be considered to design the inductor. Higher switching frequency reduces the required inductance and capacitances. The SGM41538 provides 4 fixed frequency choices. The inductor saturation current must be higher than the highest peak current that is the sum of charging current (I_{CHG}) and half of the peak to peak ripple current (IRIPPLE):

$$
I_{\text{SAT}} \geq I_{\text{CHG}} + \frac{1}{2} \times I_{\text{RIPPLE}} \tag{7}
$$

The inductor ripple is determined by the input voltage (V_{IN}) , duty cycle ($D = V_{OUT}/V_{IN}$), frequency (f_S) and inductance (L):

$$
I_{\text{RIPPLE}} = \frac{V_{\text{IN}} \times D \times (1 - D)}{f_s \times L}
$$
 (8)

To design the inductor from Equation 8 and for a reasonable tradeoff between size and efficiency, the inductor current ripple is usually considered in the range of 20% to 40% of the maximum charge current.

The maximum ripple current happens at around 50% duty cycle $(D = 0.5)$. For example, for a 3-cell pack the charge voltage varies from 9V to 12.6V and if a 20V adapter is used, the ripple is maximum when the battery voltage is around 10V. For a 4-cell battery, the voltage varies from 12V to 16.8V and 12V will generate the highest inductor current ripple with a 20V adapter.

Cycle-by-cycle charge under-current protection (UCP) is provided by monitoring the current sensing resistor (R_{SR}) . The typical UCP falling edge threshold is 5mV (that is 0.5A with

 R_{SR} = 10m Ω). If the average charge current falls below 125mA, the LS switch turns off and remains off until BTST capacitor needs a new refresh. LS body diode freewheels the inductor current in off-time.

Input Capacitor (C_{IN}) Selection

 C_{IN} must be able to circulate all input current ripple and high frequency switching currents and keep them away from the input line and adapter. When the converter is providing I_{CHG} charge current the resulting RMS ripple current in the input can be estimated from Equation 9. The worst case occurs around $D = 50\%$. If the converter operates in a range away from 50% duty cycle, the worst case will be at the duty cycle which is closest to 50%:

$$
I_{\text{CIN}} = I_{\text{CHG}} \times \sqrt{D \times (1 - D)}
$$
 (9)

It is recommended to use low ESR ceramic capacitor like X7R or X5R for input decoupling. These capacitors must be placed close to the drain of the HS MOSFET and source of the LS MOSFET. DC bias voltage derating must be considered for the ceramic capacitors. For a 19V to 20V adapter, at least a 25V capacitor is needed. For a typical 3A to 4A charge current, a 10μF to 20μF ceramic capacitance is recommended for C_{IN}.

DC-bias effect can lead to significant capacitance drop, especially at higher input voltages and for small capacitor package sizes. It is recommended to refer to the capacitor datasheet to evaluate the DC bias performance. It may be needed to select a higher voltage and higher value capacitor to get the required capacitance at the operating voltage.

APPLICATION INFORMATION (continued)

Output Capacitor (COUT) Selection

 C_{OUT} must also be able to carry the inductor ripple current and store enough energy for stable operation against system load transients. The output capacitor RMS current can be estimated from Equation 10:

$$
I_{\text{COUT}} = \frac{I_{\text{RIPPLE}}}{2 \times \sqrt{3}} \approx 0.29 \times I_{\text{RIPPLE}} \tag{10}
$$

The SGM41538 uses an internal compensator. For good loop stability, the output LC filter resonant frequency should be set between 10kHz to 20kHz. A 25V, X7R or X5R ceramic capacitor is recommended for the output capacitor. For a typical 3A to 4A charger, a 10μF to 20μF capacitance should be sufficient. C_{OUT} must be placed after R_{SR} resistor for the best accuracy in the charge current regulation.

MOSFET Selection

The converter needs two N type MOSFETs for synchronous switching. The internal gate drivers provide 5V gate drive voltage. Choose at least 30V MOSFETs for 19V to 20V input voltage rating.

Switching MOSFETs are usually selected based on a figure-of-merit (FOM) to tradeoff between the conduction and switching losses. For the high-side MOSFET, it is defined as the product of on-resistance (R_{DSON}) and the gate-to-drain charge (Q_{GD}) . For the low-side MOSFET, it is defined as the product of the on-resistance (R_{DSON}) and the total gate charge, Q_G .

$$
FOM_{HS} = R_{DS(ON)} \times Q_{GD}; \quad FOM_{LS} = R_{DS(ON)} \times Q_G \qquad (11)
$$

A MOSFET with lower FOM value generates lower total loss. Lower R_{DSON} usually costs more with the same package size.

The HS MOSFET loss can be estimated form Equation 12 in which t_{ON} is the turn-on time and turn-off time is represented by t_{OFF} :

$$
P_{HS} = D \times I_{CHG}^{2} \times R_{DS(ON)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{ON} + t_{OFF}) \times f_{S} \quad (12)
$$

Conduction and switching losses are represented by the first and second terms respectively. Note that R_{DSON} typically increases by 50% with 100°C rise in junction temperature. The MOSFET turn-on and turn-off times can be estimated by Equation 13:

$$
t_{\text{ON}} = \frac{Q_{\text{SW}}}{I_{\text{ON}}}; \quad t_{\text{OFF}} = \frac{Q_{\text{SW}}}{I_{\text{OFF}}} \tag{13}
$$

where I_{ON} and I_{OFF} are the turn-on and turn-off gate driving currents and Q_{SW} is the switching charge. If Q_{SW} is not given in datasheet, Equation 14 can be used to estimate it based on the gate-drain charge (Q_{GD}) and gate-source charge (Q_{GS}) :

$$
\mathbf{Q}_{\text{sw}} = \mathbf{Q}_{\text{GD}} + 0.5 \times \mathbf{Q}_{\text{GS}} \tag{14}
$$

Gate driving currents can also be estimated from REGN voltage (V_{REGN}), plateau voltage of the MOSFET (V_{PLT}), and the total gate driver turn-on and turn-off gate resistances (R_{ON}) and R_{OFF}):

$$
I_{ON} = \frac{V_{REGN} - V_{PLT}}{R_{ON}}; \quad I_{OFF} = \frac{V_{PLT}}{R_{OFF}}
$$
(15)

The LS MOSFET conduction loss is given by Equation 16 when operating in continuous synchronous conduction mode:

$$
P_{LS} = (1 - D) \times I_{CHG}^{2} \times R_{DS(ON)} \tag{16}
$$

When the charger operates in non-synchronous mode, the LS MOSFET is off, and the inductor current freewheels through its body-diode. The body diode power loss is given by Equation 17 in which V_F represents its forward voltage drop and I_{NONSYNC} represents the non-synchronous mode charging current (maximum 0.25A with R_{SR} = 10m Ω , or 0.5A if V_{BAT} < 2.5V):

$$
P_D = V_F \times I_{NONSYNC} \times (1 - D)
$$
 (17)

 P_D is maximum at the lowest duty cycle (when V_{BAT} is minimum). It is recommended to choose a MOSFET with an internal Schottky diode or one with sufficient body diode rating to carry the maximum non-synchronous charge current.

Input Filter

An input filter is necessary to prevent damage to the device due to the voltage spikes cause by the adapter hot plug-in. These spikes are generated by resonance of the cable parasitic inductance and the input capacitor. This filter should be properly designed and tested to avoid over-voltage damage.

Various technics can be used for damping or limiting the voltage spikes during adapter hot plug, such that the peak is adequately less than the VCC maximum voltage rating. One simple method is using a large electrolytic capacitor at the input. The high ESR of this kind of capacitors can damp the resonance and reduce the spike peak significantly. Another common method is using high current TVS Zener diodes for clamping the spikes to a safe level. These methods may need too much space and can be costly.

APPLICATION INFORMATION (continued)

A more cost-effective and compact solution is presented in [Figure 9.](#page-47-0) R_1 and C_1 form an RC network to damp the resonance and limit the spike to a safe level. D_1 is added to protect VCC from reverse voltage caused by oscillations. C_2 is placed as close as possible to VCC for decoupling and must be smaller than C_1 such that R_1 is the dominant component of the circuit equivalent ESR to get sufficient damping. R_2 limits the D₁ inrush current and saves D₁ during adapter hot plug-in. $R_2 \times C_2$ time constant should be around 10μs to limit the dV/dt of the VCC pin and the hot plug inrush current (R_1 carries the high inrush current). R_1 package size must be large enough (with minimal parasitic inductance) to tolerate the inrush current power loss (check the resistor data sheet). This filter must be tested in the real application for verification and any required adjustment after completing the design.

Figure 9. Input Filter Design

Power Supply

When a good adapter is plugged in and detected by the ACDET input, the device ACOK output goes high and the ACFET/RBFET are turned on to connect the adapter to the system. Adapted voltage is detected by the ACDET through an external resistor divider. The detection threshold must normally be programmed such that a good adapter is detected when its voltage is above the maximum battery voltage and below the maximum allowed input/system voltage (ACOV).

When the adapter is disconnected, BATFET connects the system to the battery. The battery depletion threshold is typically higher than the minimum system voltage such that the battery capacity can be fully utilized for maximum run time.

Layout

PCB layout is an important part of the charger design. A weak layout can result in poor performance, resistive losses, EMI issues and instability problems. The following guidelines are helpful for designing a good layout.

1. To reduce the switching losses, try to minimize the switching rise and fall times. By selecting component with right sizes, and proper placement and routing, the high frequency current path (loop) can be minimized as explained in [Figure 10.](#page-48-0) At the same time, the switching node and connected conductors must have minimal areas to minimize radiation and electrical and magnetic coupling to the nearby traces and elements. For a proper PCB layout, follow the next guidelines in the specified priority order.

2. Place input ceramic capacitor as close as possible to switching MOSFET's (HS drain and LS source) with the shortest copper connections. MOSFETS and capacitor must be on the same layer of the PCB (Do not use vias for these connections).

3. Place the IC close to the switching MOSFET's gate pins to minimize the gate drive path. The IC can be placed on the other side of the PCB.

4. Place one inductor terminal close to the MOSFETS switching node with a short and wide trace and minimum copper area to minimize radiation. Do not use multiple layer parallel traces for this connection. Try to minimize parasitic capacitance coupling from the switching node to any other trace, plane, or component.

5. Place the R_{SR} (charging current sensing resistor) right next to the inductor other terminal (output pin) and route its sense leads with Kelvin connections, as shown in [Figure 11,](#page-48-1) to the IC on the same layer. Keep the sense traces close to each other to minimize loop area and do not route them through or shared with a high-current path. Place a decoupling capacitor on the sense traces next to the IC.

6. Place output capacitor close to the R_{SR} output pin. Place its GND pin close to the LS switch and C_{IN} ground retunes.

7. Input and output capacitor ground connections must be tied together and connected to the same copper area before connection to the system ground.

8. Connect and tie charger power ground and analog ground only in a single point. Pour an analog ground plane under the device but keep it away from power pins to minimize inductive and capacitive noise coupling.

9. Always route analog and power grounds separately. Connect analog and power grounds only at one point either using the IC power pad or with a tiny 0Ω jumper resistor (in the latter case, tie the power pad to the analog ground if possible).

APPLICATION INFORMATION (continued)

10. Place any decoupling capacitor close to the respective IC pin and IC GND with the shortest trace lengths.

11. Soldering the IC exposed power pad to the PCB ground is necessary. Consider enough thermal vias under the IC, to connect it to other ground planes for better heat conduction and improved thermal performance.

12. Consider enough vias with proper sizes based on the maximum current in the path.

PCB Layout Consideration for Short-Circuit Protection

[Figure 12](#page-49-0) shows the block diagram of the SGM41538 special short-circuit protection scheme. The R_{DSON} voltage drop of the MOSFETs is monitored after a certain blanking time from the beginning of each cycle through the COMP1 and COMP2 comparators. If a MOSFET or inductor short occurs, the corresponding comparator will increment its counter. The charger will latch off if a counter reaches to 7 short-circuit detections and will not be released unless the adapter is removed and re-inserted.

Normally the LS MOSFET current flows from source to drain resulting in a negative voltage V_{DS} drop and the over-current comparator cannot be triggered. But if a short occurs across

the HS MOSFET or the inductor, a large current will flow from the drain to the source of the LS MOSFET that can be detected by the COMP2 comparator. The LS switch voltage drop is sensed between the PHASE and GND pins.

A short on the HS MOSFET is detected by the voltage drop between the ACP and PHASE pins by COMP1. Therefore, it monitors the total drop on the HS MOSFET, R_{AC} (adapter sense resistor) and PCB traces from ACN pin of the R_{AC} to the HS MOSFET drain pin. There is usually a relatively long path from the R_{AC} sense resistor to the converter positive supply (HS MOSFET drain) and its effect must be minimized by a proper PCB layout. To avoid unwanted shutdowns by false short-circuit detection, good layout and careful R_{DSON} selection for MOSFETs are critical. In a bad layout, the system current is drawn at a point after the charger input point. In such case all drops cause by system current are included in COMP1 over-current sensing. An improved layout with the above mentioned considerations is provided in [Figure 13](#page-49-1) in which the system and charger input current paths are not separated after ACN, and the PCB voltage drop caused by the system current is coupled to the voltage sensed by COMP1.

APPLICATION INFORMATION (continued)

The same concept with an optimized PCB layout is provided in [Figure 14.](#page-49-2) The system and charger input current paths are separated and only the charger input current PCB drops sensed by COMP1 will minimize the risk of charger shutdown due to false charger short-circuit detection. It also simplifies the layout design for applications with high system current.

Equation 18 provides the total sensed voltage drop by the short-circuit comparator in [Figure 14:](#page-49-2)

$$
V_{\text{HS}} = R_{\text{AC}} \times I_{\text{IN}} + R_{\text{PCB}} \times \left(I_{\text{Buck_IN}} + k \times \left(I_{\text{IN}} - I_{\text{Buck_IN}}\right)\right) + R_{\text{DS(ON)}} \times I_{\text{PEAK}} \text{ (18)}
$$

 R_{AC} is the input sense resistance (adapter current sense), I_{IN} is the input current, R_{PCB} is the PCB parasitic resistance between R_{AC} and the converter, I_{BUCK} in is the charger input current, R_{DSON} is the HS MOSFET on-resistance and I $_{PEAK}$ is the peak inductor current. The k represents a PCB factor that varies from $k = 0$ for the well decoupled layout [\(Figure 14\)](#page-49-2) in

which the PCB traces for system and charge currents are completely separated, to $k = 1$ for the fully coupled layout [\(Figure 13\)](#page-49-1) in which one trace carries both currents (whole I_{DMP} current). The total voltage drop (V_{HS}) must remain below the HS short-circuit comparator threshold to avoid false triggering of the short-circuit shutdown.

The LS comparator threshold can be disabled or set to 250mV by programming the IFAULT_LO bit in the ChargeOption3 register to 0 or 1 respectively. The HS short-circuit threshold can be disabled or set to 750mV by programming the IFAULT HI bit in the same register to 0 or 1 respectively.

Proper short-circuit detection thresholds should be programmed by the host when the PCB layout is known, to avoid false protection triggers.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGE OUTLINE DIMENSIONS TQFN-4×4-28BL

SIDE VIEW

TOP VIEW BOTTOM VIEW

RECOMMENDED LAND PATTERN (Unit: mm)

NOTE: This drawing is subject to change without notice.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

CARTON BOX DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

