## **SGM6630Q Automotive, High-Efficiency, Non-Synchronous Boost, SEPIC and Flyback Controller** SGMICRO

## **GENERAL DESCRIPTION**

The SGM6630Q is a wide  $V_{IN}$ , high-performance, non-synchronous Boost controller. The device is capable to support Boost, SEPIC and Flyback topologies with a low-side FET as the main switch. The device has a high adjustable and synchronizable clock frequency range from 100kHz and 1MHz to reduce the overall solution size. In addition to the cycle-by-cycle current limit, the current mode operation also provides superior bandwidth and transient response. The current limit threshold can be programmed by a single external resistor. The integrated current slope compensation makes the design process simplified.

The SGM6630Q equips the built-in protection features such as thermal shutdown, internal soft-start, over-voltage protection and short-circuit protection. It consumes 3μA current in shutdown mode. The internal soft-start function can limit the inrush current when the device is turned on.

This device is AEC-Q100 qualified (Automotive Electronics Council (AEC) standard Q100 Grade 1) and the use of this device is suitable for automotive applications.

The SGM6630Q is available in a Green MSOP-10 package.

## **FEATURES**

- **AEC-Q100 (Grade1) Qualified for Automotive Applications**
	- **TA = -40**℃ **to +125**℃
- **Wide Supply Voltage Range: 2.97V to 48V**
- **1A Peak Current Internal Push-Pull Driver**
- **100kHz to 1MHz Switching Frequency**
- **160mV (±20mV) Current-Sense Threshold Voltage**
- **6.5μA Shutdown Current (Over-Temperature)**
- **+27mV/-24mV Internal Reference (Over-Temperature)**
- **Frequency Compensation Optimized with a Capacitor and a Resistor**
- **Current Mode Control**
- **Adjustable Under-Voltage Lockout (UVLO) with Hysteresis**
- **Pulse Skipping at Light Loads**
- **Cycle-by-Cycle Current Limit**
- **Internal Soft-Start**
- **Thermal Shutdown**
- **Available in a Green MSOP-10 Package**

## **APPLICATIONS**

Automotive Start-Stop Applications Automotive Isolated Bias Supply One-Cell/Two-Cell Li-Ion Battery Powered Portable



# **TYPICAL APPLICATION**



## **PACKAGE/ORDERING INFORMATION**



### **MARKING INFORMATION**

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Trace Code Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## **ABSOLUTE MAXIMUM RATINGS**

Pin Voltage



1. For human body model (HBM), all pins comply with AEC-Q100-002 specification.

2. For charged device model (CDM), all pins comply with AEC-Q100-011 specification.

## **RECOMMENDED OPERATING CONDITIONS**

Supply Voltage, VIN..2.97V to 48V Switching Frequency Range........................100kHz to 1MHz Operating Junction Temperature Range......-40℃ to +125℃

### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



## **PIN CONFIGURATION**



## **PIN DESCRIPTION**



NOTE: A = analog, I = input, I/A = input/analog, O = output, P = power, G = ground.



# **ELECTRICAL CHARACTERISTICS**

 $(T_J = -40^{\circ}C$  to +125°C, V<sub>IN</sub> = 12V, R<sub>MODE</sub> = 40kΩ, typical values are at T<sub>J</sub> = +25°C, unless otherwise noted.)



NOTES:

1. When the input voltage is less than 5V,  $V_{LG}$  is equal to it. When the input voltage is greater than or equal to 5V,  $V_{LG}$  is equal to 5V.

2. In this design, the MODE pin is pulled to AGND with a 40kΩ resistor.

3. In this design, the MODE pin is pulled to 3V with a 40kΩ resistor.

4. The over-voltage protection is specified with respect to the feedback voltage, because the over-voltage protection tracks the feedback voltage. The over-voltage threshold can be calculated by adding the feedback voltage ( $V_{FB}$ ) to the over-voltage protection specification.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $(T_J = -40°C$  to +125℃, V<sub>IN</sub> = 12V, R<sub>MODE</sub> = 40kΩ, typical values are at T<sub>J</sub> = +25℃, unless otherwise noted.)



#### NOTE:

5. The MODE pin should be pulled to VIN through a resistor to disable the device. The voltage on the MODE pin must exceed the maximum limit for the Output = High (≥ 30μs) to disable the regulator and must be below the minimum limit for output = low to enable the regulator.



## **Automotive, High-Efficiency, Non-Synchronous SGM6630Q Boost, SEPIC and Flyback Controller**

## **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$  = 12V, T<sub>J</sub> = +25°C, unless otherwise noted.



# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

 $V_{IN}$  = 12V, T<sub>J</sub> = +25°C, unless otherwise noted.





## **Automotive, High-Efficiency, Non-Synchronous SGM6630Q Boost, SEPIC and Flyback Controller**

## **FUNCTIONAL BLOCK DIAGRAM**



**Figure 2. Block Diagram**



## **DETAILED DESCRIPTION**

## **Overview**

The SGM6630Q is a wide  $V_{IN}$ , high-performance, low-side N-FET controller with a fixed frequency current mode control architecture. SGM6630Q generates a PWM signal through the LG pin to drive the low-side N-FET, achieving the purpose of controlling the output voltage. The peak current flowing through the external N-FET is detected through an external detection resistor and the voltage across the resistor is fed to the CS pin. This voltage, after being internally converted, is fed to the positive terminal of the comparator. The negative voltage of the PWM comparator is constituted by the voltage at the COMP pin super-imposed with the ramp compensation voltage. The output voltage, after being divided down by a certain ratio, is fed through the FB pin to the negative terminal of the error amplifier inside the controller, and the output of the error amplifier is the COMP pin.

The clock of SGM6630Q periodically causes the RS latch to output high. At this time, the LG pin generates a high-level signal to turn on the low-side N-FET. When the PWM comparator output toggles to logic high, it provides a reset signal to the RS latch, and turns off the low-side N-FET.

When the low-side N-FET is turned on, it generates parasitic noise spikes across the current sensing resistor. These stray noise spikes may cause the PWM comparator to output incorrectly, leading to the premature shutdown of the low-side N-FET. Therefore, for an extremely short period after the low-side N-FET is turned on, the signal from the CS pin is blanked.

### **Under-Voltage Lockout (UVLO)**

SGM6630Q offers a UVLO (under-voltage lockout) scheme that allows flexible configuration of enable and shutdown thresholds. The EN/UVLO pin is compared with an internal reference, and the enable threshold is determined by a resistor voltage divider. When the controller is enabled, the EN/UVLO pin provides a 5μA current, which makes the shutdown threshold lower than the enable threshold, thus creating hysteresis. The method of using UVLO is referenced in [Figure 3.](#page-8-0) The actual setting of the enable threshold and the shutdown threshold can refer to Equation 1 and Equation 2.  $V_{EN}$ represents the actual enable threshold, and  $V_{SH}$ represents the actual shutdown threshold.

$$
R_2 = \frac{1.44V}{I_{UVLO}} \times \left(1 + \frac{1.44V - V_{SH}}{V_{EN} - 1.44V}\right)
$$
 (1)

$$
R_1 = R_2 \times \left(\frac{V_{EN}}{1.44V} - 1\right) \tag{2}
$$

If SGM6630Q is applied under a wide range of input voltages, there is a risk of over-voltage for the EN/UVLO pin, and it is recommended to connect a Zener diode to GND at the EN/UVLO pin.

When the UVLO function is not required, it is recommended to select two resistors with the same resistance greater than 100kΩ for  $R_1$  and  $R_2$  as shown in [Figure 3.](#page-8-0) The EN/UVLO pin may also be used to implement the enable function, > 1.44V enables the device, or < 1.44V disable the device.



**Figure 3. UVLO Pin Resistor Divider**

### <span id="page-8-0"></span>**Frequency Adjust, Synchronization and Shutdown**

SGM6630Q can adjust the controller's switching frequency (100kHz to 1MHz) by connecting an external resistor to the MODE pin. The required external resistor can be calculated using the following Equation:

$$
R_{\text{MODE}} = \frac{20158}{f_s} - 3.4\tag{3}
$$

In the Equation 3, the unit for  $f_s$  is kHz, and the unit for  $R_{MODE}$  is kΩ.

SGM6630Q can adjust the controller's switching frequency and synchronize with an external clock by connecting an external clock to the MODE pin. As shown in [Figure 4,](#page-9-0) when synchronized with an external clock, the frequency adjustment resistor can also be connected to the MODE pin, and when the external signal stops, the switching frequency is determined by the frequency adjustment resistor. It is recommended that the duty cycle of the clock synchronization signal be greater than the actual working duty cycle of the controller, and the pulse width should be  $\geq$  300ns.



## **DETAILED DESCRIPTION (continued)**

The MODE pin can be used for enabling and disabling functions. When it is high, SGM6630Q will shut down and enter a low-power mode.

[Figure 5](#page-9-1) and [Figure 6](#page-9-2) respectively illustrate the shutdown function implementation schemes when operating in synchronous mode and frequency adjustment mode. In frequency adjustment mode, turning on the MOSFET as shown in the [Figure 5](#page-9-1) will force the clock to operate at a specific frequency. Turning off the MOSFET will shut down the controller. In any mode, a high-level signal exceeding 30µs will shut down the controller.

When the frequency synchronization function is not used, it is recommended to connect a 100pF in parallel with  $R_{\text{MODE}}$ .



<span id="page-9-0"></span>

<span id="page-9-1"></span>**Figure 5. Shutdown in Frequency Adjustment Mode**



**Figure 6. Shutdown in Synchronization Mode**

## <span id="page-9-2"></span>**Slope Compensation Ramp**

SGM6630Q adopts a current mode control scheme. Current mode control has the advantages of simple loop design and a fixed switching frequency. However, in current mode operation at a duty cycle greater than 50%, there may be instability, hence there is the need for slope compensation.

The current mode control scheme samples the inductor current  $(I_L)$ , compares the sampling signal ( $V_{SENSE}$ ) with

**SG Micro Corp** DECEMBER 2024 **www.sg-micro.com**

the internally generated control signal  $(V_{\text{COMP}})$  to control the turn-off of the MOSFET, while the clock signal controls the turn-on of the MOSFET, achieving control of a switching cycle. SGM6630Q's current sampling is achieved by feeding the sampled voltage signal  $V_{\text{SENSE}}$ , through the sampling resistor  $R_{SNS}$ , to the CS pin.

$$
V_{\text{SENSE}} = I_L \times R_{\text{SNS}} \tag{4}
$$

 $K_1$  represents the rising slope of  $V_{\text{SENSE}}$ , and  $K_2$ represents the falling slope of  $V_{\text{SPNSF}}$ .

For the Boost topology:

$$
K_1 = \frac{V_{IN}}{L} \times R_{SNS}
$$
 (5)

$$
K_2 = \frac{V_{\text{OUT}} - V_{\text{IN}}}{L} \times R_{\text{SNS}} \tag{6}
$$

When there is no slope compensation, the control signal slope  $K<sub>C</sub>$  is equal to zero, current mode control has inherent instability when the duty cycle is greater than 50%. In [Figure 7,](#page-9-3) transient load fluctuations cause changes in inductor current, leading to a  $\Delta V_{\text{SENSE0}}$ change in  $V_{\text{SENSE}}$ . When the first switching cycle ends,  $\Delta V_{\text{SENSE1}}$  becomes:

$$
\Delta V_{\text{SENSE1}} = -\frac{K_2}{K_1} \times \Delta V_{\text{SENSE0}} = -\left(\frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{IN}}}\right) \times \Delta V_{\text{SENSE0}}
$$

$$
= -\left(\frac{D}{1-D}\right) \times \Delta V_{\text{SENSE0}}
$$
(7)

From Equation 7, when the duty cycle (D) is greater than 50%, the absolute value of  $\Delta V_{\text{SENSE1}}$  is greater than that of  $\Delta V_{\text{SENSE0}}$ . This disturbance continuously amplifies within the system, making it unstable. To ensure the convergence of the disturbance signal, it must maintain:

$$
\left|-\frac{K_2}{K_1}\right|<1\tag{8}
$$



<span id="page-9-3"></span>**Figure 7. Sub-harmonic Oscillation for D > 50%**

## **DETAILED DESCRIPTION (continued)**

In order to make the system stable, a ramp compensation signal is added to the control signal  $V_{\text{COMP}}$ . Then the relationship between  $\Delta V_{\text{SENSE0}}$  and  $\Delta V_{\rm SENSE1}$  is as follows:

$$
\Delta V_{\text{SENSE1}} = -\left(\frac{K_2 - K_c}{K_1 + K_c}\right) \times \Delta V_{\text{SENSE0}} \tag{9}
$$

The condition for system stability then becomes:

$$
\left|-\frac{K_2-K_0}{K_1+K_0}\right|<1\tag{10}
$$

SGM6630Q has built-in ramp compensation, and the designed compensation values can meet the needs of the vast majority of application scenarios. And the ramp compensation value varies proportionally with frequency:

$$
K_c = f_s \times V_{SL} \tag{11}
$$

In Equation 11,  $f_s$  represents the switching frequency of the controller, and  $V_{\text{SI}}$  is the amplitude of the internal compensation ramp.

## **Over-Voltage Protection (OVP)**

SGM6630Q features the output over-voltage protection detected through the FB pin. When the voltage at the FB pin exceeds  $V_{FB} + V_{OVP}$ , the over-voltage protection (OVP) is triggered.

When OVP is triggered, it forces the low-side N-FET to shut down. After the low-side N-FET is turned off, the output voltage drops. Once the output voltage falls below  $V_{FB}$  +  $V_{OVP}$  -  $V_{OVP HYS}$ , the device resumes normal operation. The error amplifier continues to operate normally during the OVP period.

## **Short-Circuit Protection**

When the voltage on the CS pin exceeds 220mV, it triggers the short-circuit protection. At this point, the switching frequency of SGM6630Q will be reduced by a factor of 8 until the short-circuit condition is cleared.

### **Device Function Modes**

When the UVLO threshold is exceeded, SGM6630Q will operate at the frequency set by the MODE pin, or at the frequency of the externally synchronized clock.

If the MODE pin is pulled high, SGM6630Q will shut down.

### **Bias Voltage**

When the input voltage exceeds 5V, the internal bias of SGM6630Q comes from the internal bias voltage generator. Otherwise, the bias voltage is directly derived from the input voltage. VCC requires an external bypass capacitor, and the choice of different MOSFETs also affects the selection of the bypass capacitor.



## **APPLICATION INFORMATION**



**Figure 8. Typical Boost Converter Circuit**

<span id="page-11-0"></span>SGM6630Q can operate in continuous conduction mode (CCM) or discontinuous conduction mode (DCM). The following application is designed according to continuous conduction mode (CCM).

### **Working Principle of Boost Converter**

SGM6630Q can be used in a Boost topology. The Boost regulator solution is shown in [Figure 8.](#page-11-0) When operating in continuous conduction mode (CCM), a switching cycle can be divided into two parts. In the first part, the low-side N-FET is turned on to charge the inductor. At this time, the diode is reverse-biased, and the output capacitor supplies energy to the load.

In the second part, the low-side N-FET is turned off, at which point the diode becomes forward-biased, and the inductor supplies power to the load while also charging the output capacitor. The Boost regulator controls the proportion of time for these two parts within a switching cycle to determine the output voltage.

The relationship between the output voltage and the input voltage is as follows:

$$
V_{\text{OUT}} = \frac{V_{\text{IN}}}{1 - D} \tag{12}
$$

If considering the voltage drop across the diode and the MOSFET:

$$
V_{\text{OUT}} + V_{\text{D}} - V_{\text{Q}} = \frac{V_{\text{IN}} - V_{\text{Q}}}{1 - D}
$$
 (13)

Where D is the duty cycle,  $V_D$  is the forward voltage drop of the diode, and  $V_Q$  is the on-resistance voltage drop of the MOSFET. Next, it will introduce how to select the components of a Boost converter.

#### **Inductor**

[Figure 9](#page-12-0) illustrates the changes in the inductor of the Boost converter during operation. The relationship between inductor current and voltage is known as follows:

$$
V_{L}(t) = L \times \frac{dI_{L}(t)}{dt}
$$
 (14)



## **APPLICATION INFORMATION (continued)**



<span id="page-12-0"></span>**Figure 9. Inductor Current vs. Diode Current vs. Switch Current**

With the input voltage and output voltage determined, the rise and fall slopes of the inductor current are also established.

When determining the inductance value, it is necessary to first confirm the desired ripple current  $\Delta I_L$ . When  $\Delta I_1/2$  is greater than the average inductor current  $I_1$ , the Boost converter operates in discontinuous conduction mode. Conversely, the Boost converter operates in continuous conduction mode. Therefore, the condition for the Boost converter to operate in continuous conduction mode is as follows:

$$
I_{L} > \frac{\Delta I_{L}}{2}
$$
 (15)

$$
\frac{I_{\text{OUT}}}{1-D} = \frac{DV_{\text{IN}}}{2f_{\text{SL}}}
$$
 (16)

$$
L>\frac{D\big(1-D\big)V_{\text{IN}}}{2\text{lowrfs}}\hspace{2cm}(17)
$$

Select the minimum output current  $(I<sub>OUT</sub>)$  for operation in continuous conduction mode to determine the minimum inductance. Typically, the ripple current ΔIL is set to 30% of the inductor current  $I_1$  at maximum load. When selecting the inductor, the expected peak current is also required. The peak current calculation for the Boost converter is as follows:

$$
I_L = \frac{I_{OUT}}{1 - D} \tag{18}
$$

$$
\Delta I_{L} = \frac{DV_{IN}}{fsL}
$$
 (19)

$$
I_{L\_PEAK} = I_{L(MAX)} + \frac{\Delta I_L}{2}
$$
 (20)

If the inductor's rated current is too small, it may cause the inductor to saturate during use, leading to issues such as low efficiency and abnormal inductor current.

SGM6630Q can flexibly set the switching frequency. When set at a higher switching frequency, the Boost converter can use an inductor with a relatively lower inductance value.

SGM6630Q detects the peak current passing through the low-side N-FET, which is the same as the first half of the inductor current.

#### **Output Voltage and Output Current Programming**

The output voltage of the Boost converter is determined by the voltage divider ratio between the output voltage and the FB Pin. The voltage division method is shown in Figure 10. The output voltage calculation Equation is as follows:

$$
V_{\text{OUT}} = 1.278 \times \left(1 + \frac{R_{\text{FBT}}}{R_{\text{FBB}}}\right) \tag{21}
$$



**Figure 10. Adjusting the Output Voltage**



# **APPLICATION INFORMATION (continued)**

In some cases, a 100pF capacitor can be connected between the FB pin and GND to improve noise performance.

The maximum peak current of the inductor in the Boost converter can be controlled by the detection resistor R<sub>SNS</sub>. The actual corresponding inductor current limit relationship is shown in the following Equation:

$$
Isw\_peak \times Rsns = 160mV - D \times VsL
$$
 (22)

From the above, it is known that:

$$
I_{SW\_PEAK} = I_{L\_MAX} + \frac{\Delta I_L}{2}
$$
 (23)

So in the application of a Boost converter:

$$
I_{SW\_PEAK} = \frac{I_{OUT\_MAX}}{1 - D} + \frac{D \times V_{IN}}{2 \times f_s \times L}
$$
 (24)

It can be deduced that  $R_{SNS}$  can be calculated according to the following Equation:

$$
R_{\text{SNS}} = \frac{V_{\text{SENSE}} - (D \times \Delta V_{\text{SL}})}{\frac{I_{\text{OUT\_MAX}}}{1 - D} + \frac{D \times V_{\text{IN}}}{2 \times f_{\text{S}} \times L}}
$$
(25)

It is recommended to calculate  $R_{\text{SNS}}$  under the conditions of the maximum and minimum values of  $V_{IN}$ , and finally take the smaller value.

#### **Power Diode**

The average current through the diode is equal to the output current of Boost converter. The current stress of the diode is the same as the peak current so that the rated current of the diode should be greater than the peak inductor current. The rated current can be calculated by a certain formula as shown below:

$$
I_{D\_PEAK} = \left(\frac{I_{OUT}}{1-D}\right) + \frac{\Delta IL}{2}
$$
 (26)

Where  $I_{\text{OUT}}$  is the load current and  $\Delta I_L$  is the current ripple of inductor.

The voltage stress of the diode is the same as the output voltage. It is recommended to select a diode which rated voltage is greater than the peak regulated voltage. For better efficiency, a Schottky diode with a low forward voltage drop is recommended.

### **MOSFET**

The LG pin of SGM6630Q is used to drive the external power MOSFET. The voltage of the LG is 5V when  $V_{IN}$ is higher than 5V. It follows  $V_{IN}$  when  $V_{IN}$  < 5V. In this way, a common MOS is suitable for this application. For extremely low input voltages, a sub-logic level MOSFET should be used. The voltage stress of the MOSFET is the same as the output voltage. It is recommended to choose an appropriate MOS by checking the parameters as shown:

- $\bullet$   $V_{\text{GSTH}}$
- $V_{DS$ <sub>MAX</sub>
- $R_{DSON}$  vs.  $V_{LG}$

The MOSFET affects the efficiency directly by the parameters as shown below:

- Qg
- R<sub>DSON</sub>
- E<sub>ON</sub>/E<sub>OFF</sub>

To check the worst case for conduction loss, the minimum input voltage leads to the maximum duty cycle. The conduction loss is calculated by:

$$
P_{\text{COND\_MAX}} = \left(\frac{I_{\text{OUT\_MAX}}}{1 - D_{\text{MAX}}}\right)^2 \times D_{\text{MAX}} \times R_{\text{DSON}} \tag{27}
$$

Where  $D_{MAX}$  is derived as:

$$
D_{MAX} = \left(1 - \frac{V_{IN\_MIN}}{V_{OUT}}\right)
$$
 (28)

Equation 29 below provides a method to evaluate the switching loss:

$$
P_{SW} = (E_{ON} + E_{OFF}) \times f_{SW}
$$
 (29)



## **APPLICATION INFORMATION (continued)**

## **CIN**

In a Boost converter, the inductor at the input makes the input current waveform continuous and triangular. It reduces ripple currents for the input capacitor. A smaller input capacitor leads to increased input ripple. The equation below calculates the RMS current of input capacitor:

$$
I_{CIN\_RMS} = \frac{\Delta I_L}{2\sqrt{3}} = \left(\frac{(V_{OUT} - V_{IN}) \times V_{IN}}{\sqrt{12} \times V_{OUT} \times L \times f_s}\right)
$$
(30)

To avoid impedance interactions and switching noise in Boost converters, choose 100µF to 200µF capacitors. For  $V_{IN}$  below 8V, add a 20Ω resistor at input in series with VIN pin to realize a RC filter. It is necessary to put a 0.1µF to 1µF ceramic capacitor as bypass and connect to VIN pin directly. The 100µF to 200µF bulk capacitor and inductor are connected to the other side of the resistor with power supply.



**Figure 11. Reducing IC Input Noise**

### C<sub>OUT</sub>

When MOS of Boost is switched on to charge the inductor,  $C_{\text{OUT}}$  supports output voltage individually without any input. In this way, the ripple current is so large that the output capacitor needs to filter the ripple currents with large RMS value:

$$
I_{\text{COUT\_RMS}} = \sqrt{(1-D)\left[1-\frac{D}{(1-D)^2} + \frac{\Delta I_L^2}{12}\right]}
$$
 (31)

Output capacitors ESR and ESL affect the  $V_{\text{OUT}}$  ripple. Select low ESR/ESL capacitors at output to achieve high efficiency and low ripple.

# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





### **VCC Capacitor**

It is necessary to use a 0.47µF to 4.7µF bypass capacitor between VCC and PGND pins. The capacitor filters the transient current spike generated by MOSFET driver on-chip.

### **Layout Guidelines**

1. Keep transient current loop small to eliminate Ldi/dt noise.



**Figure 12. Current Flow in a Boost Application**

2. Place bypassed  $C_{IN}$  close to the VIN pin.

3. The PGND and AGND plane should be close to the device. Connect two GND at only one point.



**Figure 13. PCB Layout Example**

# **PACKAGE OUTLINE DIMENSIONS**

# **MSOP-10**





**RECOMMENDED LAND PATTERN** (Unit: mm)





#### NOTES:

1. This drawing is subject to change without notice.

2. The dimensions do not include mold flashes, protrusions or gate burrs.

3. Reference JEDEC MO-187.



# **TAPE AND REEL INFORMATION**

## **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**



## **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF CARTON BOX**



