

### **GENERAL DESCRIPTION**

The 74HC595Q and 74HCT595Q are 8-bit serial-in/serial-out or parallel-out shift registers with 3-state controlled outputs designed for power supply voltage ranges of 2.0V to 5.5V and 4.5V to 5.5V respectively.

These devices integrate an 8-bit shift register, an 8-bit storage register, and parallel 3-state outputs respectively. The shift register provides a master reset input  $(\overline{MR})$ , a serial input (DS) and a serial output (Q7S) for cascading. All of the 8 shift register stages have the asynchronous reset function when  $\overline{MR}$  is low.

Both the shift register and storage register have separate clocks. The shift register clock (SHCP) is positive-edge triggered. Data is shifted on the positive-going transition of the SHCP. The storage register clock (STCP) is also positive-edge triggered. The data in each shift register is transferred to the storage register on the positive-going transition of the STCP. If the SHCP and STCP are connected together, the shift register always leads one clock pulse than the storage register all the time. The output enable  $\overline{\text{OE}}$ input is active-low. When  $\overline{OE}$  is held low, the data in storage register appears at the outputs. When  $\overline{\text{OE}}$  is held high, all parallel outputs are in high-impedance state. OE has no influence on the inner working of the registers. The clamp diodes of inputs allow the use of current limiting resistors to connect inputs to the voltage exceeding supply voltage.

These devices are AEC-Q100 qualified (Automotive Electronics Council (AEC) standard Q100 Grade 1) and they are suitable for automotive applications.

The 74HC595Q and 74HCT595Q are available in Green TSSOP-16 and SOIC-16 packages. They operate over an operating temperature range of -40°C to +125°C.

### **FEATURES**

- AEC-Q100 Qualified for Automotive Applications
   Device Temperature Grade 1
  - $T_A = -40^{\circ}C$  to +125°C
- Supply Voltage Range
  - + 74HC595Q: 2.0V to 5.5V
  - + 74HCT595Q: 4.5V to 5.5V
- 8-Bit Serial-In/Serial or Parallel-Out Shift Registers
- Storage Registers Have 3-State Outputs
- Direct Clear Inputs of Shift Registers
- Input Levels
  - 74HC595Q: CMOS Input Level
  - 74HCT595Q: TTL Input Level
- -40°C to +125°C Operating Temperature Range
- Available in Green TSSOP-16 and SOIC-16 Packages

### **APPLICATIONS**

Automotive Applications
Medical Equipment

### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE TOP MARKING	PACKING OPTION
74405050	TSSOP-16	-40°C to +125°C	74HC595QTS16G/TR	1B2TS16 XXXXX	Tape and Reel, 4000
74HC595Q	SOIC-16	-40°C to +125°C	74HC595QS16G/TR	1B3S16 XXXXX	Tape and Reel, 2500
74UCTE0E0	TSSOP-16	-40°C to +125°C	74HCT595QTS16G/TR	117TS16 XXXXX	Tape and Reel, 4000
74HCT595Q	SOIC-16	-40°C to +125°C	74HCT595QS16G/TR	14CS16 XXXXX	Tape and Reel, 2500

#### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Range, $V_{CC}$ 0.5V to 7. Input Voltage Range, $V_{I}^{(1)}$ 0.5V to MIN(7.0V, $V_{CC}$ + 0.5 Output Voltage Range, $V_{O}^{(1)}$ -0.5V to MIN(7.0V, $V_{CC}$ + 0.5	5V)
Input Clamp Current, $I_{lK}$ ( $V_l < -0.5V$ or $V_l > V_{CC} + 0.5V$ )	, ,
±20i	mΑ
Output Clamp Current, $I_{OK}$ ( $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	
±20r	
Output Current, $I_O$ ( $V_O = -0.5V$ to $V_{CC} + 0.5V$ )	
Pin Q7S±25r	mΑ
Pins Qn±35r	mΑ
Supply Current, I <sub>CC</sub> 70r	mΑ
Ground Current, I <sub>GND</sub> 70r	mΑ
Junction Temperature (2)+150	)°C
Storage Temperature Range65°C to +150	)°C
Lead Temperature (Soldering, 10s)+260	)°C
ESD Susceptibility (3) (4)	
HBM±800	V0
CDM±100	V0

### NOTES:

- 1. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.
- 3. For human body model (HBM), all pins comply with AEC-Q100-002 specification.
- 4. For charged device model (CDM), all pins comply with AEC-Q100-011 specification.

### RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, V <sub>CC</sub>	
For 74HC595Q	2.0V to 5.5V
For 74HCT595Q	4.5V to 5.5V
Input Voltage Range, V <sub>I</sub>	0V to V <sub>CC</sub>
Output Voltage Range, Vo	0V to V <sub>CC</sub>
Input Transition Rise or Fall Rate, Δt/Δ\	<b>/</b>
For 74HC595Q	
V <sub>CC</sub> = 2.0V	625ns/V (MAX)
V <sub>CC</sub> = 4.5V 1.67ns/V (	TYP), 139ns/V (MAX)
V <sub>CC</sub> = 5.5V	83ns/V (MAX)
For 74HCT595Q	
V <sub>CC</sub> = 4.5V 1.67ns/V (	TYP), 139ns/V (MAX)
Operating Temperature Range	40°C to +125°C

### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

### **ESD SENSITIVITY CAUTION**


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all

integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.


### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

### **FUNCTIONAL DIAGRAM**



### **LOGIC DIAGRAM**



### **FUNCTION TABLE**

C	CONTROL INPUTS		S	INPUT	OUTPUTS		FUNCTION
SHCP	STCP	OE	MR	DS	Q7S	Qn	FUNCTION
X	X	L	L	X	L	NC	When MR is low, it only affects the shift register.
X	1	L	L	X	L	L	Load the empty shift register into the storage register.
Х	Х	Н	L	Х	L	Z	Shift register is reset and all parallel outputs are in high-impedance state.
1	X	L	Н	Н	Q6S	NC	When shift register stage 0 goes high, data of all shift register stages shifted through, e.g. the serial output (Q7S) presents the previous state of stage 6 (internal Q6S).
X	1	L	Н	X	NC	QnS	Data of shift register (internal QnS) is transferred to the storage register and parallel output stages.
<u></u>	1	L	Н	X	Q6S	QnS	Data of shift register shifted through, previous data of the shift register is transferred to the storage register and parallel output stages.

H = High Voltage Level

L = Low Voltage Level

↑ = Low-to-High Clock Transition

Z = High-Impedance State

NC = No Change

X = Don't Care

### **TIMING DIAGRAM**





Figure 1. Timing Diagram

### **PIN CONFIGURATIONS**



### **PIN DESCRIPTION**

PIN	NAME	FUNCTION
15, 1, 2, 3, 4, 5, 6, 7	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Parallel Data Outputs.
8	GND	Ground.
9	Q7S	Serial Data Output.
10	MR	Master Reset Input (Active-Low).
11	SHCP	Shift Register Clock Input (Rising Edge Triggered).
12	STCP	Storage Register Clock Input (Rising Edge Triggered).
13	ŌĒ	Output Enable Input (Active-Low).
14	DS	Serial Data Input.
16	V <sub>CC</sub>	Power Supply.

### **ELECTRICAL CHARACTERISTICS**

(Full = -40°C to +125°C, all typical values are measured at  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
74HC595Q								
		V <sub>CC</sub> = 2.0V		Full	1.50			
High-Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> = 4.5V			3.15			V
		V <sub>CC</sub> = 5.5V		Full	3.85			1
		V <sub>CC</sub> = 2.0V		Full			0.50	
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> = 4.5V		Full			1.35	V
		V <sub>CC</sub> = 5.5V		Full			1.65	
			$V_{CC} = 2.0V$ , $I_{OH} = -20\mu A$	Full	1.9	1.998		
		All outputs	$V_{CC} = 4.5V$ , $I_{OH} = -20\mu A$	Full	4.4	4.499		
			$V_{CC} = 5.5V$ , $I_{OH} = -20\mu A$	Full	5.4	5.499		
High-Level Output Voltage	$V_{OH}$	070	$V_{CC} = 4.5V$ , $I_{OH} = -4mA$	Full	3.7	4.35		V
		Q7S output	V <sub>CC</sub> = 5.5V I <sub>OH</sub> = -5.2mA	Full	4.77	5.33		
		On horaldinana attach	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -6mA	Full	3.7	4.30		
		Qn bus driver outputs	$V_{CC} = 5.5V$ , $I_{OH} = -7.8mA$	Full	4.77	5.27		
			$V_{CC} = 2.0V$ , $I_{OL} = 20\mu A$	Full		0.002	0.1	
	VoL	All outputs	$V_{CC} = 4.5V$ , $I_{OL} = 20\mu A$	Full		0.001	0.1	V
			$V_{CC} = 5.5V$ , $I_{OL} = 20\mu A$	Full		0.001	0.1	
Low-Level Output Voltage		Q7S output	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 4mA	Full		0.16	0.4	
			$V_{CC} = 5.5 V I_{OL} = 5.2 mA$	Full		0.19	0.4	
		0-1	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 6mA	Full		0.18	0.4	
		Qn bus driver outputs	V <sub>CC</sub> = 5.5V, I <sub>OL</sub> = 7.8mA	Full		0.22	0.4	
Input Leakage Current	I <sub>1</sub>	$V_{CC}$ = 5.5V, $V_{I}$ = $V_{CC}$ or GND		Full		±0.01	±1	μA
Off-State Output Current	I <sub>OZ</sub>	$V_{CC} = 5.5V$ , $V_I = V_{IH}$ or $V$	IL, Vo = V <sub>CC</sub> or GND	Full		±0.01	±5	μA
Supply Current	I <sub>CC</sub>	$V_{CC}$ = 5.5V, $V_I$ = $V_{CC}$ or $C$	GND, I <sub>O</sub> = 0A	Full		0.02	5	μA
Input Capacitance	Cı			+25°C		7		pF
74HCT595Q	•	1				•		
High-Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> = 4.5V to 5.5V		Full	2			V
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> = 4.5V to 5.5V		Full			0.8	V
		All outputs	$V_{CC} = 4.5V$ , $I_{OH} = -20\mu A$	Full	4.4	4.499		
High-Level Output Voltage	$V_{OH}$	Q7S output	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -4mA	Full	3.84	4.35		V
		Qn bus driver outputs	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -6mA	Full	3.84	4.30		
		All outputs	$V_{CC} = 4.5V$ , $I_{OL} = 20\mu A$	Full		0.001	0.1	
Low-Level Output Voltage	$V_{OL}$	Q7S output	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 4mA	Full		0.15	0.33	V
		Qn bus driver outputs	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 6mA	Full		0.18	0.33	=
Input Leakage Current	I <sub>I</sub>	$V_{CC} = 5.5V, V_{I} = V_{CC} \text{ or } C$	GND	Full		±0.01	±1	μΑ
Off-State Output Current	l <sub>oz</sub>	V <sub>CC</sub> = 5.5V, V <sub>I</sub> = V <sub>IH</sub> or V	IL, Vo = Vcc or GND	Full		±0.01	±5	μA
Supply Current	I <sub>CC</sub>	$V_{CC} = 5.5V, V_{I} = V_{CC}$ or (		Full		0.05	5	μA
Additional Supply Correct		MR, SHCP, STCP and OE pins	I ci input pin, otnor inputs at	Full		65	120	^
Additional Supply Current	ΔI <sub>CC</sub>	DS pin	100 , 100 , 100			65	120	μΑ
Input Capacitance	Cı	-	<u> 1</u>	+25°C		3.5		pF

### **DYNAMIC CHARACTERISTICS**

(See Figure 2 for test circuit. Full = -40°C to +125°C,  $C_L$  = 50pF, all typical values are measured at  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN (1)	TYP	MAX (1)	UNITS
74HC595Q								
			V <sub>CC</sub> = 2.0V	Full	5	55.0	112.8	
		SHCP to Q7S, see Figure 3	V <sub>CC</sub> = 4.5V	Full	5	21.0	38.3	-
(2)			V <sub>CC</sub> = 5.5V	Full	5	18.0	32.7	=
Propagation Delay (2)	t <sub>PD</sub>		V <sub>CC</sub> = 2.0V	Full	5	55.0	108.8	ns
		STCP to Qn, see Figure 4	V <sub>CC</sub> = 4.5V	Full	5	21.0	36.0	=
			V <sub>CC</sub> = 5.5V	Full	5	20.0	30.7	=
			V <sub>CC</sub> = 2.0V	Full	5	40.0	83.4	
High-to-Low Propagation Delay	t <sub>PHL</sub>	MR to Q7S, see Figure 6	V <sub>CC</sub> = 4.5V	Full	3	15.0	27.5	ns
1 Topagation Delay			V <sub>CC</sub> = 5.5V	Full	3	13.0	23.7	
			V <sub>CC</sub> = 2.0V	Full	1	20.0	35.3	
Enable Time (2)	t <sub>EN</sub>	OE to Qn, see Figure 7	V <sub>CC</sub> = 4.5V	Full	1	8.0	12.4	ns
			V <sub>CC</sub> = 5.5V	Full	1	8.0	11.2	-
			V <sub>CC</sub> = 2.0V	Full	1	15.0	20.7	
Disable Time (2)	t <sub>DIS</sub>	OE to Qn, see Figure 7	V <sub>CC</sub> = 4.5V	Full	0.5	10.0	14.8	ns
			V <sub>CC</sub> = 5.5V	Full	0.5	10.0	14.3	
Maximum Frequency			V <sub>CC</sub> = 2.0V	Full	5	30		MHz
	$f_{MAX}$	SHCP or STCP, see Figure 3 and Figure 4	V <sub>CC</sub> = 4.5V	Full	50	100		
		ana rigaro r	V <sub>CC</sub> = 5.5V	Full	60	105		
		SHCP high or low, see Figure 3	V <sub>CC</sub> = 2.0V	Full	38			
			V <sub>CC</sub> = 4.5V	Full	16			ns
			V <sub>CC</sub> = 5.5V	Full	13			
		STCP high or low, see Figure 4	V <sub>CC</sub> = 2.0V	Full	38			
Pulse Width	t <sub>W</sub>		V <sub>CC</sub> = 4.5V	Full	16			
			V <sub>CC</sub> = 5.5V	Full	13			
		MR low, see Figure 6	V <sub>CC</sub> = 2.0V	Full	55			- - -
			V <sub>CC</sub> = 4.5V	Full	16			
			V <sub>CC</sub> = 5.5V	Full	16			
			V <sub>CC</sub> = 2.0V	Full	30			
		DS to SHCP, see Figure 5	V <sub>CC</sub> = 4.5V	Full	10			
O a to see Time a			V <sub>CC</sub> = 5.5V	Full	9			1
Setup Time	t <sub>su</sub>		V <sub>CC</sub> = 2.0V	Full	60			ns
		SHCP to STCP (3), see Figure 4	V <sub>CC</sub> = 4.5V	Full	20			
			V <sub>CC</sub> = 5.5V	Full	16			1
			V <sub>CC</sub> = 2.0V	Full	0.5			
Hold Time	t <sub>H</sub>	DS to SHCP, see Figure 5	V <sub>CC</sub> = 4.5V	Full	0.5			ns
			V <sub>CC</sub> = 5.5V	Full	0.5			1
			V <sub>CC</sub> = 2.0V	Full	0.5			
Recovery Time	t <sub>REC</sub>	MR to SHCP, see Figure 6	V <sub>CC</sub> = 4.5V	Full	0.5			ns
			V <sub>CC</sub> = 5.5V	Full	0.5			
Power Dissipation Capacitance (4) (5)	C <sub>PD</sub>	$f_i = 1MHz$ , $V_i = GND$ to $V_{CC}$	•	+25°C		35		pF

### **DYNAMIC CHARACTERISTICS (continued)**

(See Figure 2 for test circuit. Full = -40°C to +125°C,  $C_L = 50 pF$ , all typical values are measured at  $T_A = +25$ °C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN (1)	TYP	MAX (1)	UNITS			
74HCT595Q (V <sub>cc</sub> = 4.5V to 5.5V)	74HCT595Q (V <sub>cc</sub> = 4.5V to 5.5V)									
Propagation Delay (2)	+	SHCP to Q7S, see Figure 3	Full	5	21.0	38.9	no			
Propagation Delay	t <sub>PD</sub>	STCP to Qn, see Figure 4	Full	5	21.0	36.2	ns			
High-to-Low Propagation Delay	$t_{PHL}$	MR to Q7S, see Figure 6	Full	2	16.0	31.9	ns			
Enable Time (2)	t <sub>EN</sub>	OE to Qn, see Figure 7	Full	0.5	9.0	17.4	ns			
Disable Time (2)	t <sub>DIS</sub>	OE to Qn, see Figure 7	Full	2	10.0	14.0	ns			
Maximum Frequency	$f_{MAX}$	SHCP or STCP, see Figure 3 and Figure 4	Full	25	50		MHz			
	t <sub>W</sub>	SHCP high or low, see Figure 3	Full	15						
Pulse Width		STCP high or low, see Figure 4	Full	15			ns			
		MR low, see Figure 6	Full	25						
Cotus Time	4	DS to SHCP, see Figure 5	Full	18			no			
Setup Time	t <sub>su</sub>	SHCP to STCP <sup>(3)</sup> , see Figure 4	Full	20			ns			
Hold Time	t <sub>H</sub>	DS to SHCP, see Figure 5	Full	0.5			ns			
Recovery Time	t <sub>REC</sub>	MR to SHCP, see Figure 6	Full	0.5			ns			
Power Dissipation Capacitance (4) (5)	$C_{PD}$	$f_i = 1MHz$ , $V_i = GND$ to $V_{CC} - 1.5V$	+25°C		40		pF			

#### NOTES:

- 1. Specified by design and characterization, not production tested.
- 2. tpD is the same as tpHL and tpLH. teN is the same as tpZL and tpZH. tDIs is the same as tpLz and tpHz.
- 3. The setup time enables the storage register to get stable data from the shift register. In this case where clocks can be tied together, the shift register is a clock pulse in front of the storage register.
- 4.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$

where:

 $f_i$  = Input frequency in MHz.

f<sub>o</sub> = Output frequency in MHz.

C<sub>L</sub> = Output load capacitance in pF.


V<sub>CC</sub> = Supply voltage in Volts.

N = Number of inputs switching.

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{Sum of outputs.}$ 

5. All 9 outputs switching.

### **TEST CIRCUIT**



Test conditions are given in Table 1.

Definitions test circuit:

R<sub>L</sub>: Load resistance.

C<sub>L</sub>: Load capacitance (includes jig and probe).

 $R_T$ : Termination resistance (equals to output impedance  $Z_0$  of the pulse generator).


S1: Test selection switch.

Figure 2. Test Circuit for Measuring Switching Times

**Table 1. Test Conditions** 

MODEL	INPUT		LO	AD	S1 POSITION		
WODEL	Vı	t <sub>R</sub> , t <sub>F</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	$t_{PZL}, t_{PLZ}$
74HC595Q	V <sub>CC</sub>	≤ 6ns	50pF	1kΩ	Open	GND	$V_{CC}$
74HCT595Q	3V	≤ 6ns	50pF	1kΩ	Open	GND	$V_{CC}$

### **WAVEFORMS**




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Figure 3. Shift Register Clock Input to Output Propagation Delay Times, Pulse Width and Maximum Frequency




Test conditions are given in Table 1.

Measurement points are given in Table 2.

 $Logic \ levels: V_{OL} \ and \ V_{OH} \ are \ typical \ output \ voltage \ levels \ that \ occur \ with \ the \ output \ load.$ 

Figure 4. Storage Register Clock Input to Output Propagation Delay Times, Shift Register Clock to Storage Register Clock Setup time, Pulse Width and Maximum Frequency



Test conditions are given in Table 1.


Measurement points are given in Table 2.

The shaded areas refer to when the input is allowed to change for predictable output performance.

Figure 5. Data Setup and Hold Times



### **WAVEFORMS** (continued)




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Figure 6. Master Reset Input to Output Propagation Delay Times, Pulse Width and Recovery Time



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels:  $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Figure 7. Enable and Disable Times

**Table 2. Measurement Points** 

MODEL	INF	OUTPUT		
WIODEL	Vı	V <sub>M</sub> <sup>(1)</sup>	V <sub>M</sub>	
74HC595Q	Vcc	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>	
74HCT595Q	3V	1.3V	1.3V	

#### NOTE:

1. The measurement points should be  $V_{\text{IH}}$  or  $V_{\text{IL}}$  when the input rising or falling time exceeds 6ns.

74HC595Q 74HCT595Q

### Automotive, 8-Bit Serial-In/Serial-Out or Parallel-Out **Shift Registers with 3-State Controlled Outputs**


### **REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (I	FEBRUARY 2025) to REV.A
--------------------------	-------------------------


Page

## **PACKAGE OUTLINE DIMENSIONS** TSSOP-16





RECOMMENDED LAND PATTERN (Unit: mm)





Cumbal	Dimensions In Millimeters						
Symbol	MIN	NOM	MAX				
А	-	-	1.200				
A1	0.050	-	0.150				
A2	0.800	-	1.050				
b	0.190	0.190 -					
С	0.090	-	0.200				
D	4.860	-	5.100				
Е	4.300	-	4.500				
E1	6.200	-	6.600				
е		0.650 BSC					
L	0.450	-	0.750				
Н	0.250 TYP						
θ	0°	-	8°				
ccc		0.100					

- This drawing is subject to change without notice.
   The dimensions do not include mold flashes, protrusions or gate burrs.
- 3. Reference JEDEC MO-153.




## **PACKAGE OUTLINE DIMENSIONS** SOIC-16





### RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters				
	MIN	NOM	MAX		
Α	-	-	1.750		
A1	0.100	-	0.250		
A2	1.250	-	1.550		
b	0.310	-	0.510		
С	0.100	-	0.250		
D	9.800	-	10.200		
E	3.800	-	4.000		
E1	5.800	-	6.200		
е	1.270 BSC				
L	0.400	-	1.270		
θ	0°	-	8°		
ccc	0.100				

- NOTES:
  1. This drawing is subject to change without notice.
  2. The dimensions do not include mold flashes, protrusions or gate burrs.
- 3. Reference JEDEC MS-012.

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**




NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-16	13"	12.4	6.80	5.40	1.50	4.0	8.0	2.0	12.0	Q1
SOIC-16	13"	16.4	6.50	10.30	2.10	4.0	8.0	2.0	16.0	Q1

### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13″	386	280	370	5