

# I<sup>2</sup>C Controlled Single Cell 8A Switched Cap Chargers with Bypass Mode

#### GENERAL DESCRIPTION

The SGM41600A is an efficient 8A switched-capacitor battery charging device with I<sup>2</sup>C control that can operate either in charge-pump voltage divider mode or in bypass mode. It can charge single-cell Li-lon or Li-polymer battery in a wide 3.4V to 11.5V input voltage range (VBUS) from smart wall adapters or power banks. The switched-capacitor architecture is optimized for 50% duty cycle to cut the input current to one-half of the battery current and reduce the wiring drops, losses and temperature rise in the application.

A two-channel switched-capacitor topology is used to reduce the required input capacitors, improve efficiency and minimize the output ripple. Necessary protection features for safe charging performance including input over-voltage protection by external OVPFET ( $Q_{OVP}$ ) and input reverse blocking (using an internal NFET) are provided.

The SGM41600A is available in a Green WLCSP -2.8×2.8-36B package and can operate in the -40°C to +85°C ambient temperature range.


#### **FEATURES**

- Efficiency Optimized Switched-Capacitor Architecture
  - Up to 8A Output Current
  - 3.4V to 11.5V Input Voltage Range
  - 300kHz to 900kHz Switching Frequency Setting
  - Above 96.6% Voltage Divider Mode Efficiency (when V<sub>BAT</sub> = 4V, I<sub>BAT</sub> = 6A, C<sub>FLY</sub> = 3 × 22μF per Phase)
- Comprehensive Integrated Protection Feature
  - External OVP Control and Regulation
  - Input Over-Voltage Protection (VBUS\_OVP)
  - Input Short-Circuit Protection (VBUS\_SC)
  - Input Over-Current Protection (IBUS OCP)
  - Input Under-Current Protection (IBUS\_UCP)
  - Battery Over-Voltage Protection (VBAT\_OVP)
  - Output Short-Circuit Protection (VOUT\_SC)
  - IBAT Over-Current Protection (IBAT\_OCP)
  - CFLY Short-Circuit Protection (CFLY SC)
  - Switch Peak Over-Current Protection (PEAK\_OCP)
  - Die Over-Temperature Protection (TDIE\_OTP)
- 6-Channel 12-Bit (Effective) ADC Converter
  - VBUS, IBUS, VBAT, IBAT, VOUT, TDIE for Monitoring

#### **APPLICATIONS**

Smart Phone, Tablet PC

#### TYPICAL APPLICATION



**Figure 1. Typical Application Circuit** 




#### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41600A	WLCSP-2.8×2.8-36B	-40°C to +85°C	SGM41600AYG/TR	0BE XXXXX XX#XX	Tape and Reel, 5000

#### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code. XX#XX = Coordinate Information and Wafer ID Number.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

#### ABSOLUTE MAXIMUM RATINGS

VAC (Converter not switching)	0.3V to 38V
OVPGATE to VBUS	22V to 6V
VBUS, PMID (Converter not switching)	0.3V to 22V
BST1, BST2	-0.3V to $V_{PMID}$ + 5.5V
VOUT	0.3V to 6V
CFH1, CFH2 to VOUT	0.3V to 6V
CFL1, CFL2	0.3V to 6V
DP, DM, REGN, BATP, SDA, SDL, nIN	T0.3V to 6V
BATN/SRP, SRN	0.3V to 1.8V
SRP to SRN	0.5V to 0.5V
Package Thermal Resistance	
WLCSP-2.8×2.8-36B, θ <sub>JA</sub>	40.9°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	2000V
CDM	1000V

#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### RECOMMENDED OPERATING CONDITIONS

3.4V to 18V
4.5V to 5.1V
3.4V to 5.5V
5.5V to 11.5V
3V to 5.5V
0A to 5A
0A to 8A
0V to 5.5V
0V to 5.5V
0V to 5.5V
0V to 1.5V
0.05V to 0.05V
0V to 5V
40°C to +125°C


#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

#### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## **PIN CONFIGURATION**



WLCSP-2.8×2.8-36B

## **PIN DESCRIPTION**

PIN	NAME	TYPE (1)	FUNCTION
A1	VAC	Al	Adapter DC Voltage Sense Input Pin. Connect it to the drain of the external OVPFET (Q <sub>OVP</sub> ).
A2, A3, A4, A5	VBUS	Р	Device Power Input Pins. Use a 10µF or larger ceramic capacitor between VBUS and PGND pins close to the device.
A6	OVPGATE	AO	External N-FET Gate Control Pin. Connect to the gate of the external OVPFET (Q <sub>OVP</sub> ). (Note: The REG_RST bit does not affect the output of OVPGATE.)
B1	BST1	Р	Channel-1 Bootstrap Pin. It is the BST pin to supply Q <sub>CH1</sub> gate driver. Use a 0.1µF or larger MLCC capacitor from this pin to CFH1 pin.
B2, B5	PMID	Р	Power Stage Supply Input Pins. Bypass them with at least two 4.7µF ceramic capacitors to PGND.
В3	DP	AIO	USB Communication Interface Positive Line. Connect to the USB D+ data line.
B4	DM	AIO	USB Communication Interface Negative Line. Connect to the USB D- data line.
В6	BST2	Р	Channel-2 Bootstrap Pin. It is the BST pin to supply Q <sub>CH2</sub> gate driver. Use a 0.1µF or larger MLCC capacitor from this pin to CFH2 pin.
C1, C2	CFH1	Р	Channel-1 Flying Capacitor Positive Pins. Connect two 22µF or larger parallel capacitors between CFH1 and CFL1 pins as close as possible to the device.
C3	SDA	DIO	I <sup>2</sup> C Interface Data Line. The SDA line is forced to release when the 25ms I <sup>2</sup> C timeout fault occurs.
C4	SCL	DI	I <sup>2</sup> C Interface Clock Input Line. The device I <sup>2</sup> C controller block is forced to reset when receiving 9 clock pulses on the SCL line.
C5, C6	CFH2	Р	Channel-2 Flying Capacitor Positive Pins. Connect two 22µF or larger parallel capacitors between CFH2 and CFL2 pins as close as possible to the device.
D1, D2, D5, D6	VOUT	Р	Output Pins. Connect to the battery pack positive terminal. Two 10µF capacitors between VOUT and PGND pins are recommended.
D3	BATN/SRP	Al	Battery Voltage Sensing Negative Input or Battery Current Sensing Positive Input. Short this pin and SRN together if R <sub>SNS</sub> is not used.
D4	SRN	Al	Battery Current Sensing Negative Input. Place a $2m\Omega$ or $5m\Omega$ (R <sub>SNS</sub> ) shunt resistor between SRN and BATN/SRP pins.
E1, E2	CFL1	Р	Channel-1 Flying Capacitor Negative Pins. Connect two 22µF or larger parallel capacitors between CFH1 and CFL1 pins as close as possible to the device.
E3	BATP	Al	Battery Voltage Sensing Positive Input. Connect a $100\Omega$ resistor between BATP and positive terminal of the battery pack.
E4	nINT	DO	Open-Drain Interrupt Output Pin. Use a $10k\Omega$ pull-up to the logic high rail. It is normally high but generates a low $256\mu$ s pulse when a charge status or fault occurs to inform the host.
E5, E6	CFL2	Р	Channel-2 Flying Capacitor Negative Pins. Connect two 22µF or larger parallel capacitors between CFH2 and CFL2 pins as close as possible to the device.
F1, F2, F5, F6	PGND	Р	Power Ground Pin.
F3	AGND	Р	Analog Ground Pin (reference for low current signals).
F4	REGN	AO	Internal 3.3V LDO Output. Connect a 4.7µF MLCC capacitor between this pin and AGND.

#### NOTE:

1. P = power, AI = analog input, AO = analog output, AIO = analog input/output, DI = digital input, DO = digital output, DIO = digital input/output.

# **ELECTRICAL CHARACTERISTICS**

 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Currents						
VAC Quiescent Current	I <sub>Q_VAC</sub>	ADC disabled, charge disabled, $Q_{\text{OVP}}$ used, $V_{\text{VAC\_OVP\_R}} = 12V$ (AC_OVP[3:0] bits = 1000) $V_{\text{VAC}} = 13V$ , $V_{\text{VBUS}} = 0V$ , $V_{\text{VOUT}} = 0V$ VAC_OVP activated		330	520	μΑ
VBUS Quiescent Current	I <sub>Q_VBUS</sub>	ADC disabled, charge disabled, $Q_{OVP}$ used, $V_{VBUS}$ = 8V, $V_{VAC}$ = 8V (excluding the pull-down current at VBUS pin)		60	100	μΑ
		ADC enabled, charge enabled, $Q_{OVP}$ used $V_{VBUS} = 8V > (2 \times V_{VOUT})$ , $f_{SW} = 500$ kHz		10		mA
Pattery Only Ouisseent Current		ADC disabled, charge disabled, VBUS not present, $V_{VAC} = 0V$ , $V_{VOUT} = 4.5V$ ADC enabled, charge disabled, (after 1-shot		14	25	μΑ
Battery Only Quiescent Current	Ια_νουτ	ADC enabled, charge disabled, (after 1-shot ADC conversion complete), VBUS not present, $V_{VAC} = 0V$ , $V_{VOUT} = 4.5V$		14		μΑ
VBUS Present Rising Threshold	V <sub>BUS_PRESENT_R</sub>	$V_{VBUS}$ rising		3.1	3.4	V
VBUS Present Falling Threshold	V <sub>BUS_PRESENT_F</sub>	$V_{VBUS}$ falling		2.9		V
VBUS Present Hysteresis	V <sub>BUS_PRESENT_HYS</sub>			200		mV
VBAT Present Rising Threshold	V <sub>BAT_PRESENT_R</sub>	BATP pin, V <sub>BATP</sub> rising		2.8		V
VBAT Present Falling Threshold	V <sub>BAT_PRESENT_F</sub>	BATP pin, V <sub>BATP</sub> falling		2.7		V
VBAT Present Hysteresis	V <sub>BAT_PRESENT_HYS</sub>			100		mV
External OVP Control						
VAC Present Rising Threshold	V <sub>AC_PRESENT_R</sub>	V <sub>VAC</sub> rising		3.1	3.4	V
VAC Present Falling Threshold	V <sub>AC_PRESENT_F</sub>	V <sub>VAC</sub> falling		2.9		V
VAC Present Hysteresis	V <sub>AC_PRESENT_HYS</sub>			200		mV
VAC Present Rising Threshold Deglitch Time	t <sub>VAC_IN_DEG</sub>	Deglitch between $V_{VAC}$ rising above $V_{AC\_PRESENT\_R}$ and starting external OVPFET turn-on		20		ms
VAC OVP Rising Threshold Range	$V_{AC\_OVP\_R}$	I <sup>2</sup> C programmable, 1V per step, 12V by default	4		19	V
VAC OVP Threshold Accuracy	V <sub>AC_OVPR_ACC</sub>	$V_{AC\_OVP\_R}$ = 5V or 12V, internal accuracy, $T_J$ = +25°C	-3.5		3.5	%
VAC OVP Rising Deglitch Time	t <sub>VAC_OVPR_DEG</sub>	$V_{AC\_OVP\_R}$ = 12V, $V_{VAC}$ = 11V to 13V, by 5V/ $\mu$ s		200		ns
VBUS Pull-Down Resistor	R <sub>PDN_VBUS</sub>	VBUS pin, BUS_PDN_EN = 1, V <sub>VBUS</sub> = 2.6V		3	5	kΩ
VAC Pull-Down Resistor	R <sub>PDN_VAC</sub>			200	300	Ω
VAC Pull-Down Timeout	t <sub>VAC_PD</sub>	AC_PDN_EN = 1		400		ms
VBAT Regulation Range	$V_{BAT\_REG}$	I <sup>2</sup> C programmable, 50mV per step	V <sub>BAT_OVP_R</sub> - 200mV		V <sub>BAT_OVP_R</sub> - 50mV	
VBAT Regulation Accuracy	V <sub>BAT_REG_ACC</sub>	$V_{BAT\_REG}$ = 4.3V, internal accuracy, $T_J$ = +25°C	-0.5		0.5	%
VBAT Regulation Entry Deglitch Time	t <sub>VBAT_REG_IN</sub>			500		μs
IBAT Regulation Range	I <sub>BAT_REG</sub>	I <sup>2</sup> C programmable, 100mA per step	I <sub>BAT_OCP</sub> - 500mA		I <sub>BAT_OCP</sub> - 200mA	
IBAT Regulation Accuracy	I <sub>BAT_REG_ACC</sub>	$I_{BAT} = 7A$ , $R_{SNS} = 2m\Omega$ , internal accuracy, $T_J = +25^{\circ}C$		±2		%
IBAT Regulation Entry Deglitch Time	t <sub>IBAT_REG_IN</sub>			500		μs
Switched Cap Chargers						
VBUS to VOUT Resistance	R <sub>DROPOUT</sub>	Bypass mode		15		mΩ
R <sub>DSON</sub> of Reverse Blocking FET	R <sub>DS_QRB</sub>	$V_{VBUS} = 8V$ , $V_{VOUT} = 4V$ , $I_{BAT} = 0.5A$		6		mΩ
R <sub>DSON</sub> of Q <sub>CH1/2</sub>	R <sub>DS_QCH</sub>	$V_{VBUS} = 8V$ , $V_{VOUT} = 4V$ , $I_{BAT} = 0.5A$		14		mΩ
R <sub>DSON</sub> of Q <sub>DH1/2</sub>	R <sub>DS_QDH</sub>	$V_{VBUS} = 8V$ , $V_{VOUT} = 4V$ , $I_{BAT} = 0.5A$		8		mΩ
R <sub>DSON</sub> of Q <sub>CL1/2</sub>	R <sub>DS_QCL</sub>	$V_{VBUS} = 8V$ , $V_{VOUT} = 4V$ , $I_{BAT} = 0.5A$		8		mΩ
R <sub>DSON</sub> of Q <sub>DL1/2</sub>	R <sub>DS_QDL</sub>	$V_{VBUS} = 8V, V_{VOUT} = 4V, I_{BAT} = 0.5A$		8		mΩ

# **ELECTRICAL CHARACTERISTICS (continued)**

(T<sub>J</sub> = -40°C to +85°C, typical values are at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Protection						
nINT Low Pulse duration when a Protection Occurs	t <sub>INT</sub>			256		μs
VBUS OVP Rising Threshold Range	$V_{BUS\_OVP\_R}$	I <sup>2</sup> C programmable, 100mV per step, 11.5V by default	4		14	V
VBUS OVP Threshold Accuracy	V <sub>BUS_OVPR_ACC</sub>	V <sub>BUS_OVP_R</sub> = 5V, internal accuracy, T <sub>J</sub> = +25°C	-3.5		3.5	%
IDLIC COD Three should Decree		Voltage divider I <sup>2</sup> C programmable, mode 100mA per step, 4A by default	1.5		4.6	_
IBUS OCP Threshold Range	I <sub>BUS_OCP</sub>	Bypass mode I <sup>2</sup> C programmable, 100mA per step, 5A by default	2.5		5.6	A
IBUS OCP Threshold Accuracy	I <sub>BUS_OCP_ACC</sub>	I <sub>BUS_OCP</sub> = 3A, internal accuracy, T <sub>J</sub> = +25°C	-5		5	%
IDUO HOD DI I TI I I II		Rising, set by REG0x07[6] = 0	230	300	370	
IBUS UCP Rising Threshold	I <sub>BUS_UCP_R</sub>	Rising, set by REG0x07[6] = 1	410	500	590	- mA
		Falling, set by REG0x07[6] = 0	100	150	200	
IBUS UCP Falling Threshold	I <sub>BUS_UCP_F</sub>	Falling, set by REG0x07[6] = 1	180	250	320	- mA
VBAT OVP Rising Threshold Range	$V_{BAT\_OVP\_R}$	I <sup>2</sup> C programmable, 25mV per step, 4.35V by default	4		5	V
VBAT OVP Threshold Accuracy	V <sub>BAT_OVPR_ACC</sub>	V <sub>BAT_OVP_R</sub> = 4.35V, internal accuracy, T <sub>J</sub> = +25°C	-0.5		0.5	%
IBAT OCP Threshold Range	I <sub>BAT_OCP</sub>	I <sup>2</sup> C programmable, 100mA per step, 8.2A by default	3		9.3	Α
IBAT OCP Threshold Accuracy	I <sub>BAT_OCP_ACC</sub>	$I_{BAT\_OCP}$ = 5.2A, $R_{SNS}$ = 2m $\Omega$ , internal accuracy, $T_J$ = +25°C	-2.2		2.2	%
VDRP OVP Threshold Range	$V_{DRP\_OVP}$	$I^2C$ programmable, 50mV per step, 300mV by default, $V_{DRP} = V_{VAC} - V_{VBUS}$	50		400	mV
TDIE OTP Rising Threshold	T <sub>DIE_OTP_R</sub>			150		°C
Watchdog Timeout Range	t <sub>WDT</sub>	I <sup>2</sup> C programmable, 0.5s by default		0.5		s
ADC Specification						
ADC Resolution	ADC <sub>RES</sub>			12		bits
ADC Conversion Time	t <sub>ADC_CONV</sub>	Report data for each channel		4		ms
ADC VBUS Voltage Readable in	$V_{ extsf{BUS\_ADC}}$	Effective Range	3		12	V
REG0x14 and REG0x15		LSB		4		mV
VBUS ADC Accuracy	V <sub>BUS_ADC_ACC</sub>	V <sub>VBUS</sub> = 8V, internal accuracy, T <sub>J</sub> = +25°C	-1.2		1.2	%
ADC IBUS Current Readable in		Effective Range	0		6	Α
REG0x16 and REG0x17	I <sub>BUS_ADC</sub>	LSB		2		mA
IDUO 4 D O 4		I <sub>BUS</sub> = 2A, internal accuracy, T <sub>J</sub> = +25°C	-5		5	%
IBUS ADC Accuracy	I <sub>BUS_ADC_ACC</sub>	I <sub>BUS</sub> = 4A, internal accuracy, T <sub>J</sub> = +25°C	-5		5	%
ADC VBAT Voltage Readable in		Effective Range	3		5	V
REG0x18 and REG0x19	$V_{BAT\_ADC}$	LSB		2		mV
VBAT ADC Accuracy	V <sub>BAT_ADC_ACC</sub>	V <sub>BAT</sub> = 4V, internal accuracy, T <sub>J</sub> = +25°C	-0.5		0.5	%
ADC IBAT Current Readable in		Effective Range	0		9	Α
REG0x1A and REG0x1B	I <sub>BAT_ADC</sub>	LSB		2.5		mA
IDAT ADO Assure		$I_{BAT} = 2A$ , $R_{SNS} = 2m\Omega$ , internal accuracy, $T_J = +25^{\circ}C$	-5		5	%
IBAT ADC Accuracy	I <sub>BAT_ADC_ACC</sub>	$I_{BAT} = 7A$ , $R_{SNS} = 2m\Omega$ , internal accuracy, $T_J = +25^{\circ}C$	-2		2	%
ADC DIE Temperature Readable in	т	Effective Range	-40		150	°C
REG0x1E	$T_{DIE\_ADC}$	LSB		1		°C
TDIE ADC Accuracy	$T_{DIE\_ADC\_ACC}$			±3		°C


# **ELECTRICAL CHARACTERISTICS (continued)**


 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC VOUT Voltage Readable in	V	Effective Range	2.7		5	V
REG0x1C and REG0x1D	$V_{OUT\_ADC}$	LSB		2		mV
VOUT ADC Accuracy	V <sub>OUT_ADC_ACC</sub>	V <sub>VOUT</sub> = 4V, internal accuracy, T <sub>J</sub> = +25°C	-0.6		0.6	%
Logic I/O Threshold (SCL, SDA an	d nINT Pins)					
High Level Input Voltage	$V_{\text{IH\_I2C}}$	SCL and SDA pins	0.825			V
Low Level Input Voltage	$V_{\text{IL\_I2C}}$	SCL and SDA pins			0.4	V
Low Level Output Voltage	$V_{OL\_I2C}$	Sink 2mA, SDA and nINT pins			0.4	V
SCL Clock Frequency	$f_{CLK}$		100		1000	kHz
BC1.2 Detection (DP and DM Pins	)					
Data Contact Detect Current Source	I <sub>DP_SRC</sub>	DP pin, T <sub>J</sub> = +25°C	10.5	12.5	14.5	μA
DM Pull-Down Resistance	R <sub>DM_DWN_BC</sub>	DM pin, T <sub>J</sub> = +25°C	17	20	23	kΩ
Data Contact Detect Logic Low Threshold	$V_{LGC\_LOW}$	DP pin			0.8	V
Data Contact Detect Debounce Time	t <sub>DCD_DBNC</sub>			15		ms
DP Force Detect Voltage	$V_{DP\_SRC}$	DP pin, $T_J = +25^{\circ}C$	0.55	0.60	0.66	V
DM Sink Current	I <sub>DM_SNK</sub>	DM pin	70	100	130	μΑ
DP Voltage Source On Time	t <sub>VDPSRC_ON</sub>	DP pin, T <sub>J</sub> = +25°C		60		ms
Pull-Down Detect Threshold	$V_{DAT\_REF}$		0.25	0.325	0.4	V
DM Force Detect Voltage	$V_{DM\_SRC}$	DM pin, T <sub>J</sub> = +25°C	0.55	0.60	0.66	V
DP Sink Current	I <sub>DP_SNK</sub>	DP pin	70	100	130	μA
DM Voltage Source On Time	t <sub>VDMSRC_ON</sub>	DM pin		60		ms


### TYPICAL PERFORMANCE CHARACTERISTICS


Typical performance characteristics are taken with test equipment and the demo board for non-switching and switching tests, respectively. SC mode represents switched cap mode.


















## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Typical performance characteristics are taken with test equipment and the demo board for non-switching and switching tests, respectively. SC mode represents switched cap mode.















#### TYPICAL APPLICATION CIRCUIT



**Figure 2. Typical Application Circuit** 

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 3. Functional Block Diagram

# **REGISTER ADDRESS MAPPING**

All registers are 8-bit and individual bits are named from D[0] (LSB) to D[7] (MSB).

Slave Device Address: 0x6E (0b1101 110 + W/R)

FUNCTION	FLAG	MASK	THRESHOLD SETTING	ENABLE	DEGLITCH
DEVICE_REV	_	_	0x03[7:4]	_	_
DEVICE_ID	_	_	0x03[3:0]	_	_
REG_RST	_	_	0x00[7]	_	_
CHG_MODE	_	_	0x00[6:4]	_	_
WD_TIMEOUT	0x11[5]	0x12[5]	0x00[2:0]	0x00[3]	_
FSW_SET	_	_	0x01[7:5]	_	_
FSW_SHIFT	_	_	0x01[4:3]	_	_
FSW_DITHER	_	_	_	0x01[2]	_
OVPGATE	_	_	_	0x04[5] & 0x05[6]	_
VAC_OVP	0x0D[7]	0x0E[7]	0x04[3:0]	0x04[4]	_
AC_PDN	0x0D[6]	0x0E[6]	_	0x05[7]	_
VAC_ABSENT	0x11[4]	0x12[4]	_	_	_
VDRP_OVP	0x0D[4]	0x0E[4]	0x05[2:0]	0x05[5]	0x05[4]
VBUS_OVP	0x0D[3]	0x0E[3]	0x06[6:0]	0x06[7]	_
BUS_PDN	0x0D[5]	0x0E[5]	_	0x05[6]	_
VBUS_INSERT	0x11[7]	0x12[7]	_	_	_
VBUS_ABSENT	0x11[3]	0x12[3]	_	_	_
VBUS_HI	0x0F[1]	0x10[1]	0x02[1:0]	0x02[4]	0x08[5]
VBUS_LO	0x0F[2]	0x10[2]	0x02[3:2]	0x02[5]	0x08[4]
IBUS_UCP_TIMEOUT	0x0D[1]	0x0E[1]	0x08[3:2]	0x07[7]	_
IBUS_UCP_FALL	0x0D[0]	0x0E[0]	0x07[6]	0x07[7]	0x08[1:0]
IBUS_OCP	0x0D[2]	0x0E[2]	0x07[4:0]	0x07[5]	_
VOUT_OVP	0x11[2]	0x12[2]	0x0C[2:1]	0x0C[3]	0x0C[0]
VBAT_OVP	0x0F[7]	0x10[7]	0x09[5:0]	0x09[7]	_
VBAT_INSERT	0x11[6]	0x12[6]	_	_	_
VBAT_REG	0x0F[5]	0x10[5]	0x0B[1:0]	0x0B[2]	_
IBAT_OCP	0x0F[6]	0x10[6]	0x0A[5:0] & 0x0A[6]	0x0A[7]	_
IBAT_REG	0x0F[4]	0x10[4]	0x0B[4:3]	0x0B[5]	_
REG_TIMEOUT		_		0x0B[6]	_
PEAK_OCP	0x0F[0]	0x10[0]	0x01[1] & 0x01[0]	_	_
PIN_DIAG (CFLY_SC & VOUT_SC)	0x11[0]	0x12[0]	_	0x02[7]	_
TDIE_OTP	0x0F[3]	0x10[3]	_	_	_
ADC	0x11[1]	0x12[1]	0x13[6]	0x13[7]	_

## **REGISTER AND DATA**

Bit Types:

R: Read only R/W: Read/Write

RC: Read clears the bit

R/WC: Read/Write. Writing a '1' clears the bit. Writing a '0' has no effect.

### **REG0x00: CONTROL1 Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	REG_RST	0	R/WC	Register Reset Bit 0 = No register reset (default) 1 = Reset registers to their default values. When enabled, the associated register bits are reset to their default value and then this bit is automatically reset to 0.	REG_RST
D[6:4]	CHG_MODE[2:0]	000	R/W	Charge Mode Control Bits 000 = Off mode (default) 001 = Forward bypass mode 010 = Forward Charge-pump voltage divider mode 011 ~ 111 = Off mode  Note: It is not allowed to change charge mode during charging.	REG_RST or WDT
D[3]	WDT_DIS	0	R/W	Watchdog Enable Bit 0 = Watchdog enabled (default) 1 = Watchdog disabled	REG_RST
D[2:0]	WDT_TIMER[2:0]	000	R/W	Watchdog Timer Setting Bits 000 = 0.5sec (default) 001 = 1sec 010 = 2sec 011 = 5sec 100 = 10sec 101 = 20sec 110 = 40sec 111 = 80sec	REG_RST

### **REG0x01: CONTROL2 Register [reset = 0x40]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:5]	FSW_SET[2:0]	010	R/W	Voltage Divider Switching Frequency Setting Bits 000 = 300kHz 001 = 375kHz 010 = 500kHz (default) 011 = 600kHz 100 = 750kHz 101 = 900kHz 110 = 750kHz 111 = 900kHz 111 = 900kHz Note: These bits are not allowed to change during charging.	REG_RST
D[4:3]	FSW_SHIFT[1:0]	00	R/W	Bits of Adjusting Switching Frequency for EMI 00/11 = Nominal frequency (default) 01 = Nominal frequency +10% 10 = Nominal frequency -10%	REG_RST
D[2]	FSW_DITHER_EN	0	R/W	Switching Frequency Dithering Enable Bit 0 = Disabled (default) 1 = Enabled. Dither varies switching frequency ±10%	REG_RST
D[1]	PEAK_OCP_QCH	0	R/W	Q <sub>CHx</sub> Peak OCP Threshold Setting Bit 0 = 9.5A (default) 1 = 13A	REG_RST
D[0]	PEAK_OCP_QDL	0	R/W	Q <sub>DLx</sub> Bidirectional Peak OCP Threshold Setting Bit 0 = 9.5A (default) 1 = 13A	REG_RST

# REG0x02: CONTROL3 Register [reset = 0xBC]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	PIN_DIAG_EN	1	R/W	Pin Diagnosis Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[6]	Reserved	0	R	Reserved	N/A
D[5]	VBUS_LO_EN	1	R/W	Low VBUS Error Detection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[4]	VBUS_HI_EN	1	R/W	High VBUS Error Detection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[3:2]	VBUS_LO[1:0]	11	R/W	Low VBUS Error Reference Setting Bits 00 = 1.01 01 = 1.02 10 = 1.03 11 = 1.04 (default)	REG_RST
D[1:0]	VBUS_HI[1:0]	00	R/W	High VBUS Error Reference Setting Bits 00 = 1.10 (default) 01 = 1.15 10 = 1.20 11 = 1.25	REG_RST

## REG0x03: DEVICE\_INFO Register [reset = 0x12]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	DEVICE_REV[3:0]	0001	R	Device Revision 0001 = NTO-A SGM41600A	N/A
D[3:0]	DEVICE_ID[3:0]	0010	R	Device ID 0010 = SGM41600A	N/A

## **REG0x04: AC\_OVP Register [reset = 0x18]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	Reserved	0	R	Reserved	N/A
D[6]	PEAK_OCP_TIMES _SET	0	R/W	0 = PEAK_OCP trigger times are 4 then reset CHG_MODE[2:0] (default) 1 = PEAK_OCP trigger time is 1 then reset CHG_MODE[2:0]  Note: In order to improve the PEAK_OCP response time of the chip, please set this bit to 1 before the device enters voltage divider mode.	REG_RST
D[5]	OVPGATE_EN	0	R/W	When VAC is not present but VBUS is present, turn on/off OVPFET by OVPGATE pin.  0 = Turn off OVPFET when VAC is not present (default)  1 = Turn on OVPFET even when VAC is not present  Note: when OVPGATE_EN = 1, OVPFET cannot be turned off by BUS_PDN_EN = 1; While OVPGATE_EN = 0, OVPFET can be turned off by BUS_PDN_EN = 1.	REG_RST
D[4]	AC_OVP_EN	1	R/W	VAC OVP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[3:0]	AC_OVP[3:0]	1000	R/W	VAC OVP Protection Rising Threshold Setting Bits  VAC OVP Rising Threshold Value: = 4V + AC_OVP[3:0] × 1V  Offset: 4V  Range: 4V (0000) - 19V (1111)  Default: 12V (1000)	REG_RST

# REG0x05: PULL-DOWN & VDRP\_OVP Register [reset = 0x25]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	AC_PDN_EN	0	R/WC	VAC Pull-Down Resistor Enable Bit 0 = Pull-down disabled (default) 1 = Pull-down enabled. When enabled, the VAC is pulled down for 400ms and then this bit is automatically reset to 0.	N/A
D[6]	BUS_PDN_EN	0	R/W	VBUS Pull-Down Resistor Enable Bit 0 = Pull-down disabled (default) 1 = Pull-down enabled. When enabled, it will turn off the external OVPFET and discharge VBUS and PMID. This action is important during a hot-plug event to prevent transient over-voltages.	REG_RST
D[5]	VDRP_OVP_EN	1	R/W	VDRP OVP Protection Enable Bit, V <sub>DRP</sub> = (V <sub>VAC</sub> - V <sub>VBUS</sub> ) 0 = Disabled 1 = Enabled (default)	REG_RST
D[4]	VDRP_OVP_DEG	0	R/W	VDRP OVP Protection Deglitch Time Setting Bit This is deglitch time ( $t_{DRP\_OVP\_DEG}$ ) between the moment $V_{DRP}$ exceeding $V_{DRP\_OVP}$ threshold and triggering the protection action. $0 = 10 \mu s$ (default) $1 = 5 ms$	REG_RST
D[3]	Reserved	0	R	Reserved	N/A
D[2:0]	VDRP_OVP[2:0]	101	R/W	VDRP OVP Protection Threshold Setting Bits  VDRP OVP Threshold Value: = 50mV + VDRP_OVP[2:0] × 50mV  Offset: 50mV  Range: 50mV (000) - 400mV (111)  Default: 300mV (101)	REG_RST

# **REG0x06:** BUS\_OVP Register [reset = 0xCB]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BUS_OVP_EN	1	R/W	VBUS OVP and Peak OVP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[6:0]	BUS_OVP[6:0]	100 1011	R/W	Setting Bits of VBUS OVP Protection Rising Threshold  VBUS OVP Rising Threshold Value: = 4V + BUS_OVP[6:0] × 100mV  Offset: 4V  Range: 4V (000 0000) - 14V (110 0100)  Default: 11.5V (100 1011)  If BUS_OVP[6:0] ≥ 110 0100, V <sub>BUS_OVP</sub> = 14V	REG_RST

# REG0x07: IBUS\_OCP & UCP Register [reset = 0xB9]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	IBUS_UCP_EN	1	R/W	IBUS UCP Protection Enable Bit 0 = Disabled 1 = Enabled (default)  Note: Including IBUS UCP TIMEOUT and IBUS UCP FALL protections.	REG_RST
D[6]	IBUS_UCP	0	R/W	IBUS UCP Threshold Setting $0 = I_{BUS\_UCP\_R} = 300$ mA rising, $I_{BUS\_UCP\_F} = 150$ mA falling (default) $1 = I_{BUS\_UCP\_R} = 500$ mA rising, $I_{BUS\_UCP\_F} = 250$ mA falling  The system should control the $I_{BUS}$ current to rise above $I_{BUS\_UCP\_R}$ before $t_{BUS\_UCP\_BLK}$ time expires.  Note: This bit can only be changed before enabling switching.	REG_RST
D[5]	IBUS_OCP_EN	1	R/W	IBUS OCP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[4:0]	IBUS_OCP[4:0]	1 1001	R/W	IBUS OCP Threshold Setting  Voltage Divider Mode:  I <sub>BUS_OCP</sub> = 1.5A + IBUS_OCP[4:0] × 100mA  Offset: 1.5A  Range: 1.5A (0 0000) - 4.6A (1 1111)  Default: 4A (1 1001)  Bypass Mode:  I <sub>BUS_OCP</sub> = 2.5A + IBUS_OCP[4:0] × 100mA  Offset: 2.5A  Range: 2.5A (0 0000) - 5.6A (1 1111)  Default: 5A (1 1001)	REG_RST

# REG0x08: BUS\_PROT\_DEG Register [reset = 0x06]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5]	VBUS_HI_DEG	0	R/W	High VBUS Error Detection Deglitch Time Setting Bit This is deglitch time ( $t_{VBUS\_HI\_DEG}$ ) between the moment $V_{PMID}$ rising above $n \times (V_{BUS\_HI} \times V_{VOUT} + 100 \text{mV})$ and triggering protection action (n = 1 or 2, depending on the operation mode) $0 = 100 \text{ns}$ (default) $1 = 100 \mu \text{s}$	REG_RST
D[4]	VBUS_LO_DEG	0	R/W	Low VBUS Error Detection Deglitch Time Setting Bit This is deglitch time ( $t_{VBUS\_LO\_DEG}$ ) between the moment $V_{PMID}$ falling below n × ( $V_{BUS\_LO} \times V_{VOUT} - 100$ mV) and triggering protection action (n = 1 or 2, depending on the operation mode) 0 = 10µs (default) 1 = 1ms	REG_RST
D[3:2]	IBUS_UCP_BLK[1:0]	01	R/W	IBUS UCP Protection Blanking Time Setting Bits  After soft-start timer, t <sub>IBUS_UCP_BLK</sub> = 100ms × 2 ^ IBUS_UCP_BLK[1:0]  00 = 100ms 01 = 200ms (default) 10 = 400ms 11 = 800ms	REG_RST
D[1:0]	IBUS_UCP_FALL_ DEG[1:0]	10	R/W	IBUS UCP Protection Falling Deglitch Time Setting Bit This is deglitch time (t <sub>IBUS_UCPF_DEG</sub> ) between the moment I <sub>BUS</sub> falling below I <sub>BUS_UCP_F</sub> threshold and triggering protection action. 00 = 10μs 01 = 8ms 10 = 64ms (default) 11 = 256ms	REG_RST

# **REG0x09:** BAT\_OVP Register [reset = 0x8E]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BAT_OVP_EN	1	R/W	VBAT OVP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[6]	Reserved	0	R	Reserved	N/A
D[5:0]	BAT_OVP[5:0]	00 1110	R/W	VBAT OVP Rising Threshold Setting $ \label{eq:VBAT_OVP} VBAT OVP Rising Threshold Value: = 4V + BAT_OVP[5:0] \times 25mV \\ Offset: 4V \\ Range: 4V (00 0000) - 5V (10 1000) \\ Default: 4.35V (00 1110) \\ When BAT_OVP[5:0] \geq 10 1000, V_{BAT_OVP} = 5V $	REG_RST

## **REG0x0A: IBAT\_OCP Register** [reset = 0xB4]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	IBAT_OCP_EN	1	R/W	IBAT OCP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[6]	IBAT_RSNS	0	R/W	External IBAT Current Sense Resistor Setting Bit $0 = 2m\Omega$ (default) $1 = 5m\Omega$	REG_RST
D[5:0]	IBAT_OCP[5:0]	11 0100	R/W	IBAT OCP Threshold Setting Bits  IBAT OCP Threshold Value: = 3A + IBAT_OCP[5:0] × 100mA  Offset: 3A  Range: 3A (00 0000) to 9.3A (11 1111)  Default: 8.2A (11 0100)	REG_RST

# **REG0x0B: REGULATION Register [reset = 0x24]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	Reserved	0	R	Reserved	N/A
D[6]	REG_TIMEOUT_DIS	0	R/W	Regulation Timeout Disable 0 = Enabled (default) 1 = Disabled When enabled, charging will be disabled if the regulation lasts longer than 650ms.	REG_RST
D[5]	IBAT_REG_EN	1	R/W	IBAT Regulation Enable 0 = Disabled 1 = Enabled (default) When enabled, t <sub>IBAT_OCP_DEG</sub> is increased to 500µs to avoid unwanted triggering of IBAT_OCP during regulation.	REG_RST
D[4:3]	IBAT_REG[1:0]	00	R/W	IBAT Regulation Threshold Setting 00 = 200mA below IBAT_OCP[5:0] register setting (default) 01 = 300mA below IBAT_OCP[5:0] register setting 10 = 400mA below IBAT_OCP[5:0] register setting 11 = 500mA below IBAT_OCP[5:0] register setting The margin below IBAT_OCP[5:0] register at which IBAT regulation starts.	REG_RST
D[2]	VBAT_REG_EN	1	R/W	VBAT Regulation Enable 0 = Disabled 1 = Enabled (default) When enabled, t <sub>VBAT_OVP_DEG</sub> is increased to 500µs to avoid unwanted triggering of VBAT OVP during regulation.	REG_RST
D[1:0]	VBAT_REG[1:0]	00	R/W	VBAT Regulation Threshold Setting 00 = 50mV below BAT_OVP[5:0] register setting (default) 01 = 100mV below BAT_OVP[5:0] register setting 10 = 150mV below BAT_OVP[5:0] register setting 11 = 200mV below BAT_OVP[5:0] register setting The margin below BAT_OVP[5:0] register at which VBAT regulation starts.	REG_RST

## **REG0x0C:** VOUT\_OVP Register [reset = 0x0B]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3]	VOUT_OVP_EN	1	R/W	VOUT OVP Protection Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST
D[2:1]	VOUT_OVP[1:0]	01	R/W	VOUT OVP Protection Rising Threshold Setting Bits  V_{VOUT_OVP_R} = 4.6V + VOUT_OVP[1:0] × 200mV  00 = 4.6V 01 = 4.8V (default) 10 = 5V 11 = 5.2V	REG_RST
D[0]	VOUT_OVP_DEG	1	R/W	VOUT OVP Protection Deglitch Time Setting Bit This is deglitch time ( $t_{VOUT\_OVP\_DEG}$ ) between the moment $V_{VOUT}$ exceeding $V_{VOUT\_OVP\_R}$ threshold and triggering protection action. $0 = 100 \mu s$ $1 = 1 ms$ (default)	REG_RST

REG0x0D: FLT\_FLAG1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	AC_OVP_FLAG	0	RC	VAC OVP Fault Flag 0 = No VAC OVP fault 1 = VAC OVP fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VAC OVP fault is cleared, a read on this bit will reset it to 0.	
D[6]	AC_PDN_FLAG	0	RC	VAC Pull-Down Event Flag 0 = No VAC pull-down event 1 = VAC pull-down event has occurred. It generates an interrupt on nINT pin if unmasked. After the VAC pull-down event is complete, a read on this bit will reset it to 0.	
D[5]	BUS_PDN_FLAG	0	RC	VBUS Pull-Down Event Flag 0 = No VBUS pull-down event 1 = VBUS pull-down event has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS pull-down event is complete, a read on this bit will reset it to 0.	REG_RST
D[4]	VDRP_OVP_FLAG	0	RC	VDRP OVP Fault Flag 0 = No VDRP OVP fault 1 = VDRP OVP fault has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	N/A
D[3]	BUS_OVP_FLAG	0	RC	VBUS OVP Fault Flag 0 = No VBUS OVP fault 1 = VBUS OVP fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS OVP fault is cleared, a read on this bit will reset it to 0.	
D[2]	IBUS_OCP_FLAG	0	RC	IBUS OCP Fault Flag 0 = No IBUS OCP fault 1 = IBUS OCP fault has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	N/A
D[1]	IBUS_UCP_ TIMEOUT_FLAG	0	RC	IBUS UCP Timeout Fault Flag 0 = No IBUS UCP timeout fault 1 = IBUS UCP timeout fault has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	N/A
D[0]	IBUS_UCP_FALL_ FLAG	0	RC	IBUS UCP Fall Event Flag 0 = No IBUS UCP fall event 1 = IBUS UCP fall event has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	REG_RST

REG0x0E: FLT\_INT\_MASK1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	AC_OVP_MASK	0	R/W	Mask VAC OVP Fault Interrupt 0 = VAC OVP fault interrupt can work (default) 1 = Mask VAC OVP fault interrupt. AC_OVP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[6]	AC_PDN_MASK	0	R/W	Mask VAC Pull-Down Event Interrupt 0 = VAC pull-down event interrupt can work (default) 1 = Mask VAC pull-down event interrupt. AC_PDN_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[5]	BUS_PDN_MASK	0	R/W	Mask VBUS Pull-Down Event Interrupt 0 = VBUS pull-down event interrupt can work (default) 1 = Mask VBUS pull-down event interrupt. BUS_PDN_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[4]	VDRP_OVP_MASK	0	R/W	Mask VDRP OVP Fault Interrupt 0 = VDRP OVP fault interrupt can work (default) 1 = Mask VDRP OVP fault interrupt. VDRP_OVP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[3]	BUS_OVP_MASK	0	R/W	Mask BUS OVP Fault Interrupt 0 = BUS OVP fault interrupt can work (default) 1 = Mask BUS OVP fault interrupt. BUS_OVP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[2]	IBUS_OCP_MASK	0	R/W	Mask IBUS OCP Fault Interrupt 0 = IBUS OCP fault interrupt can work (default) 1 = Mask IBUS OCP fault interrupt. IBUS_OCP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[1]	IBUS_UCP_ TIMEOUT_MASK	0	R/W	Mask IBUS_UCP_TIMEOUT Fault Interrupt  0 = IBUS_UCP_TIMEOUT fault interrupt can work (default)  1 = Mask IBUS_UCP_TIMEOUT fault interrupt. IBUS_UCP_TIMEOUT_ FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[0]	IBUS_UCP_FALL_ MASK	0	R/W	Mask IBUS UCP Fall Event Interrupt 0 = IBUS UCP fall event interrupt can work (default) 1 = Mask IBUS UCP fall event interrupt. IBUS_UCP_FALL_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST

REG0x0F: FLT\_FLAG2 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BAT_OVP_FLAG	0	RC	VBAT OVP Fault Flag 0 = No VBAT OVP fault 1 = VBAT OVP fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VBAT OVP fault is cleared, reading this bit will reset it to 0.	N/A
D[6]	IBAT_OCP_FLAG	0	RC	IBAT OCP Fault Flag 0 = No IBAT OCP fault 1 = IBAT OCP fault has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	N/A
D[5]	VBAT_REG_FLAG	0	RC	VBAT Regulation Event Flag 0 = No VBAT regulation event 1 = VBAT regulation event has occurred. It generates an interrupt on nINT pin if unmasked. After the VBAT regulation event is complete, reading this bit will reset it to 0.	
D[4]	IBAT_REG_FLAG	0	RC	IBAT Regulation Event Flag 0 = No IBAT regulation event 1 = IBAT regulation event has occurred. It generates an interrupt on nINT pin if unmasked. After the IBAT regulation event is complete, reading this bit will reset it to 0.	N/A
D[3]	TDIE_OTP_FLAG	0	RC	TDIE OTP Fault Flag (Die Over-Temperature) 0 = No TDIE OTP fault 1 = TDIE OTP fault has occurred. It generates an interrupt on nINT pin if unmasked. After the TDIE OTP fault is cleared, reading this bit will reset it to 0.	
D[2]	VBUS_LO_FLAG	0	RC	VBUS Under-Voltage Fault Flag It is set to 1 if $V_{VBUS}/V_{VOUT} < 2 \times V_{BUS\_LO}$ in voltage divider mode, or $V_{VBUS}/V_{VOUT} < V_{BUS\_LO}$ in bypass mode. 0 = No VBUS under-voltage fault 1 = VBUS under-voltage fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS under-voltage fault is cleared, reading this bit will reset it to 0.	N/A
D[1]	VBUS_HI_FLAG	0	RC	VBUS Over-Voltage Fault Flag It is set to 1 if $V_{VBUS}/V_{VOUT} > 2 \times V_{BUS\_HI}$ in voltage divider mode, or $V_{VBUS}/V_{VOUT} > V_{BUS\_HI}$ in bypass mode. 0 = No VBUS over-voltage fault 1 = VBUS over-voltage fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS over-voltage fault is cleared, reading this bit will reset it to 0.	N/A
D[0]	PEAK_OCP_FLAG	0	RC	Switching FETs Peak OCP Fault Flag It is set to 1 if at least one of the internal switching FETs $Q_{\text{CHx}}$ and $Q_{\text{DLx}}$ reaches its peak OCP threshold. $0$ = No switching FETs peak OCP fault $1$ = Switching FETs peak OCP fault has occurred. It generates an interrupt on nINT pin if unmasked. Reading this bit will reset it to 0.	N/A

REG0x10: FLT\_INT\_MASK2 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BAT_OVP_MASK	0	R/W	Mask VBAT OVP Fault Interrupt 0 = VBAT OVP fault interrupt can work (default) 1 = Mask VBAT OVP fault interrupt. BAT_OVP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[6]	IBAT_OCP_MASK	0	R/W	Mask IBAT OCP Fault Interrupt 0 = IBAT OCP fault interrupt can work (default) 1 = Mask IBAT OCP fault interrupt. IBAT_OCP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[5]	VBAT_REG_MASK	0	R/W	Mask VBAT Regulation Event Interrupt 0 = VBAT regulation event interrupt can work (default) 1 = Mask VBAT regulation event interrupt. VBAT_REG_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[4]	IBAT_REG_MASK	0	R/W	Mask IBAT Regulation Event Interrupt 0 = IBAT regulation event interrupt can work (default) 1 = Mask IBAT regulation event interrupt. IBAT_REG_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[3]	TDIE_OTP_MASK	0	R/W	Mask TDIE OTP Fault Interrupt 0 = TDIE OTP fault interrupt can work (default) 1 = Mask TDIE OTP fault interrupt. TDIE_OTP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[2]	VBUS_LO_MASK	0	R/W	Mask VBUS Under-Voltage Fault Interrupt 0 = VBUS under-voltage fault interrupt can work (default) 1 = Mask VBUS under-voltage fault interrupt. VBUS_LO_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[1]	VBUS_HI_MASK	0	R/W	Mask VBUS Over-Voltage Fault Interrupt 0 = VBUS over-voltage fault interrupt can work (default) 1 = Mask VBUS over-voltage fault interrupt. VBUS_HI_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[0]	PEAK_OCP_MASK	0	R/W	Mask PEAK OCP Fault Interrupt 0 = PEAK OCP fault interrupt can work (default) 1 = Mask PEAK OCP fault interrupt. PEAK_OCP_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST

# REG0x11: FLT\_FLAG3 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BUS_INSERT_FLAG	0	RC	VBUS Insert Event Flag This bit is set to 1 if V <sub>VBUS</sub> > V <sub>BUS_PRESENT_R</sub> . 0 = No VBUS insert event 1 = VBUS insert event has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS is absent, reading this bit will reset it to 0.	N/A
D[6]	BAT_INSERT_FLAG	0	RC	VBAT Insert Event Flag If ADC_EN bit = 1 or $V_{VAC} > V_{AC\_PRESENT\_R}$ or $V_{VBUS} > V_{BUS\_PRESENT\_R}$ , this bit will set to 1 when $V_{BATP} > V_{BAT\_PRESENT\_R}$ . 0 = No VBAT insert event 1 = VBAT insert event has occurred. It generates an interrupt on nINT pin if unmasked. After the battery is absent, reading this bit will reset it to 0.	N/A
D[5]	WD_TIMEOUT_FLAG	0	RC	Watchdog Timeout Fault Flag 0 = No watchdog timeout fault 1 = Watchdog timeout fault has occurred. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	REG_RST
D[4]	AC_ABSENT_FLAG	0	RC	VAC Absent Fault Flag This bit is set to 1 if $V_{VAC} < V_{AC\_PRESENT\_F}$ . $0$ = No VAC absent fault $1$ = VAC absent fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VAC is present, a read on this bit will reset it to 0.	N/A
D[3]	BUS_ABSENT_FLAG	0	RC	VBUS Absent Fault Flag It is set to 1 if V <sub>VBUS</sub> < V <sub>BUS_PRESENT_F</sub> . 0 = No VBUS absent fault 1 = VBUS absent fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VBUS is present, a read on this bit will reset it to 0.	N/A
D[2]	VOUT_OVP_FLAG	0	RC	VOUT OVP Fault Flag 0 = No VOUT OVP fault 1 = VOUT OVP fault has occurred. It generates an interrupt on nINT pin if unmasked. After the VOUT OVP fault is cleared, reading this bit will reset it to 0.	N/A
D[1]	ADC_DONE_FLAG	0	RC	ADC Conversion Complete Flag In 1-shot conversion mode, this bit is set to 1 after ADC conversion of all enabled channels is completed. 0 = Normal 1 = ADC conversion complete. It generates an interrupt on nINT pin if unmasked. Read this bit to reset it to 0.	N/A
D[0]	PIN_DIAG_FLAG	0	RC	Pin Diagnosis Fail Fault Flag When switching is enabled, certain conditions are checked on the $C_{\text{FLY}}$ and VOUT pins to assure proper operation. $0 = \text{Normal}$ $1 = C_{\text{FLY}}$ short or VOUT pin short fault has occurred. It generates an interrupt on nINT pin. Reading this bit will reset it to 0.	N/A

# REG0x12: FLT\_INT\_MASK3 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	BUS_INSERT_MASK	0	R/W	Mask BUS_INSERT Event Interrupt 0 = BUS_INSERT event interrupt can work (default) 1 = Mask BUS_INSERT event interrupt. BUS_INSERT_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[6]	BAT_INSERT_MASK	0	R/W	Mask BAT_INSERT Event Interrupt 0 = BAT_INSERT event interrupt can work (default) 1 = Mask BAT_INSERT event interrupt. BAT_INSERT_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[5]	WD_TIMEOUT_MASK	0	R/W	Mask WD_TIMEOUT Fault Interrupt 0 = WD_TIMEOUT fault interrupt can work (default) 1 = Mask WD_TIMEOUT fault interrupt. WD_TIMEOUT_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[4]	AC_ABSENT_MASK	0	R/W	Mask AC_ABSENT Fault Interrupt  0 = AC_ABSENT fault interrupt can work (default)  1 = Mask AC_ABSENT fault interrupt. AC_ABSENT_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[3]	BUS_ABSENT_MASK	0	R/W	Mask BUS_ABSENT Fault Interrupt 0 = BUS_ABSENT fault interrupt can work (default) 1 = Mask BUS_ABSENT fault interrupt. BUS_ABSENT_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[2]	VOUT_OVP_MASK	0	R/W	Mask VOUT OVP Fault Interrupt 0 = VOUT OVP fault interrupt can work (default) 1 = Mask VOUT OVP fault interrupt. VOUT_OVP_FLAG bit is set after the fault, but the interrupt signal is not generated.	REG_RST
D[1]	ADC_DONE_MASK	0	R/W	Mask ADC Complete Event Interrupt 0 = ADC_DONE event interrupt can work (default) 1 = Mask ADC_DONE event interrupt. ADC_DONE_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST
D[0]	PIN_DIAG_MASK	0	R/W	Mask Pin Diagnosis Fail Interrupt 0 = Pin diagnosis fail interrupt can work (default) 1 = Mask pin diagnosis fail interrupt. PIN_DIAG_FLAG bit is set after the event, but the interrupt signal is not generated.	REG_RST

## REG0x13: ADC\_CTRL Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	ADC_EN	0	R/W	ADC Conversion Enable 0 = Disabled (default) 1 = Enabled  Note: In 1-shot mode when the selected channel conversions are completed, the ADC_EN bit is automatically reset to 0. All channel conversions except IBUS_ADC and IBAT_ADC can be enabled even when the device is not during charging (CHG MODE[2:0] = 000).	REG_RST or WDT
D[6]	ADC_RATE	0	R/W	ADC Conversion Mode Control 0 = Continuous conversion (default) 1 = 1-shot conversion	REG_RST
D[5]	VBUS_ADC_DIS	0	R/W	VBUS ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST
D[4]	IBUS_ADC_DIS	0	R/W	IBUS ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST
D[3]	VBAT_ADC_DIS	0	R/W	VBAT ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST
D[2]	IBAT_ADC_DIS	0	R/W	IBAT ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST
D[1]	TDIE_ADC_DIS	0	R/W	TDIE ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST
D[0]	VOUT_ADC_DIS	0	R/W	VOUT ADC Control 0 = Enable conversion (default) 1 = Disable conversion	REG_RST

# REG0x14: VBUS\_ADC1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3:0]	VBUS_ADC[11:8]	0000	R	Higher 4 bits of the 12-bit ADC VBUS Data (4mV resolution) MSB<3:0>: 8192mV, 4096mV, 2048mV, 1024mV	REG_RST

### **REG0x15: VBUS\_ADC0 Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:0]	VBUS_ADC[7:0]	0000 0000	R	Low Byte of the ADC VBUS Data (4mV resolution) LSB<7:0>: 512mV, 256mV, 128mV, 64mV, 32mV, 16mV, 8mV, 4mV	REG_RST

## REG0x16: IBUS\_ADC1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3:0]	IBUS_ADC[11:8]	0000	R	Higher 4 bits of the 12-bit ADC IBUS Data (2mA resolution) MSB<3:0>: 4096mA, 2048mA, 1024mA, 512mA	REG_RST

# REG0x17: IBUS\_ADC0 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:0]	IBUS_ADC[7:0]	0000 0000	R	Low Byte of the ADC IBUS Data (2mA resolution) LSB<7:0>: 256mA, 128mA, 64mA, 32mA, 16mA, 8mA, 4mA, 2mA	REG_RST



#### **REG0x18: VBAT\_ADC1 Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3:0]	VBAT_ADC[11:8]	0000		Higher 4 bits of the 12-bit ADC VBAT Data (2mV resolution) MSB<3:0>: 4096mV, 2048mV, 1024mV, 512mV	REG_RST

#### **REG0x19: VBAT\_ADC0 Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:0]	VBAT_ADC[7:0]	0000 0000	R	Low Byte of the ADC VBAT Data (2mV resolution) LSB<7:0>: 256mV, 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV	REG_RST

#### REG0x1A: IBAT\_ADC1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3:0]	IBAT_ADC[11:8]	0000	R	Higher 4 bits of the 12-bit IBAT Data (2.5mA resolution) MSB<3:0>: 5120mA, 2560mA, 1280mA, 640mA	REG_RST

#### REG0x1B: IBAT\_ADC0 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:0]	IBAT_ADC[7:0]	0000 0000	ıR	Low Byte of ADC IBAT Data (2.5mA resolution) LSB<7:0>: 320mA, 160mA, 80mA, 40mA, 20mA, 10mA, 5mA, 2.5mA	REG_RST

## **REG0x1C:** VOUT\_ADC1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3:0]	VOUT_ADC[11:8]	0000	R	Higher 4 bits of the 12-bit ADC VOUT Data (2mV resolution) MSB<3:0>: 4096mV, 2048mV, 1024mV, 512mV	REG_RST

#### **REG0x1D: VOUT\_ADC0 Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:0]	VOUT_ADC[7:0]	0000 0000	R	Low Byte of the ADC VOUT Data (2mV resolution) LSB<7:0>: 256mV, 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV	REG_RST

#### **REG0x1E:** TDIE\_ADC Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
				ADC TDIE Data (8-bit, 1°C resolution)	
D[7:0]	TDIE_ADC[7:0]	0000 0000	R	LSB<7:0>: 128°C, 64°C, 32°C, 16°C, 8°C, 4°C, 2°C, 1°C	REG_RST
				$T_{DIE} = TDIE\_ADC[7:0] \times 1^{\circ}C - 40^{\circ}C$	

# REG0x21: BC1.2\_FLAG1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5]	VAC_CHG_FLAG	0	RC	Event Flag of VAC Voltage Change 0 = No VAC voltage change event 1 = VAC voltage change event has occurred, namely that VAC present or absent event has occurred. It generates an interrupt on nINT pin if unmasked. Reading this bit will reset it to 0.	
D[4]	USB_DEVICE_CHG_FLAG	0	RC	Event Flag of USB BC1.2 Device Status Bits Change 0 = No USB_DEVICE_STAT[2:0] bits change event 1 = USB_DEVICE_STAT[2:0] bits change event has occurred. It generates an interrupt on nINT pin if unmasked. Reading this bit will reset it to 0.	N/A
D[3:0]	Reserved	0000	R	Reserved	N/A

# REG0x22: BC1.2\_MASK1 Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5]	VAC_CHG_MASK	0	R/W	Mask Interrupt of VAC Voltage Change Event 0 = Interrupt of VAC voltage change event can work. (default) 1 = Mask interrupt of VAC voltage change event. VAC_CHG_FLAG bit sets after the fault, but this bit suppresses the interrupt signal on nINT pin.	N/A
D[4]	USB_DEVICE_CHG_MASK	0	R/W	Mask Interrupt of USB BC1.2 Device Status Bits Change Event 0 = Interrupt of USB_DEVICE_STAT[2:0] bits change event can work. (default) 1 = Mask interrupt of USB_DEVICE_STAT[2:0] bits change event. USB_DEVICE_CHG_FLAG bit sets after the fault, but this bit suppresses the interrupt signal on nINT pin.	N/A
D[3:0]	Reserved	0000	R	Reserved	N/A

# **REG0x23: DPDM\_DETC Register [reset = 0x00]**

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	DPDM_DETC_EN	0	R/W	Enable Bit of DP/DM Detection for Debug 0 = Disabled (default) 1 = Enabled. The DP/DM detection results are updated every 8ms.	N/A
D[6:4]	DP_RSLT[2:0]	000	DP Pin Voltage Detection Result Bits 000 = 0V. The DP pin voltage is in the range of 0 to 0.05V. 001 = 0.2V. The DP pin voltage is in the range of 0.15V to 0.010 = 0.6V. The DP pin voltage is in the range of 0.55V to 0.0110 = 0.6V. The DP pin voltage is in the range of 0.55V to 0.0111 = 1.8V. The DP pin voltage is in the range of 1.65V to 1.01100 = 3.3V. The DP pin voltage is in the range of 3V to 3.6V. 111 = Error. The DP pin voltage is not listed above. Only valid when DPDM_DETC_EN bit is set to 1.		
D[3]	Reserved	0	R	Reserved	N/A
D[2:0]	DM_RSLT[2:0]	000	R	DM Pin Voltage Detection Result Bits 000 = 0V. The DM pin voltage is in the range of 0 to 0.05V. 001 = 0.2V. The DM pin voltage is in the range of 0.15V to 0.25V. 010 = 0.6V. The DM pin voltage is in the range of 0.55V to 0.65V. 011 = 1.8V. The DM pin voltage is in the range of 1.65V to 1.95V. 100 = 3.3V.The DM pin voltage is in the range of 3V to 3.6V. 111 = Error. The DM pin voltage is not in the ranges listed above. Only valid when DPDM_DETC_EN bit is set to 1.	N/A

# REG0x24: BC1.2\_CTRL Register [reset = 0x18]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5:4]	DCD_TIMER[1:0]	01	R/W	DCD Timer t <sub>DCD_TIMEOUT</sub> Setting Bits 00 = The DCD detection is disabled. 01 = 600ms (default) 10 = 900ms 11 = The DCD timer is infinite. The BC1.2 detection cannot step forward until DP voltage is detected below V <sub>LGC_LOW</sub> .	N/A
D[3]	DCD_DELAY	1	R/W	DCD Detection Delay Time Setting Bit for BC1.2 This is delay time $(t_{DCD\_DLY})$ from when BC1.2 is enabled and VBUS is present to when the DCD detection starts. $0 = 150 \text{ms}$ $1 = 300 \text{ms}$ (default)	N/A
D[2]	BC_AUTO_EN	0	R/W	BC1.2 Automatic Detection Enable Bit $0$ = Disabled (default) $1$ = Enabled. When $V_{VAC}$ is present, it will automatically start BC1.2 detection.	N/A
D[1:0]	Reserved	00	R	Reserved	N/A

## **REG0x25:** DPDM\_CTRL Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5:4]	DP_DAC[1:0]	00	R/W	DP Pin Output Driver Voltage Setting Bits 00 = HiZ mode (default) 01 = 0V (V <sub>0P0_VSRC</sub> ) 10 = 0.6V (V <sub>0P6_VSRC</sub> ) 11 = 3.3V (V <sub>3P3_VSRC</sub> )  Note: The bit configurations are invalid during BC1.2 detection	N/A
D[3:2]	DM_DAC[1:0]	00	R/W	DM Pin Output Driver Voltage Setting Bits  00 = HiZ mode (default)  01 = 0V (V <sub>0P0_VSRC</sub> )  10 = 0.6V (V <sub>0P6_VSRC</sub> )  11 = 3.3V (V <sub>3P3_VSRC</sub> )  Note: The bit configurations are invalid during BC1.2 detection	N/A
D[1]	DPDM_DAC_EN	0	R/W	Enable Bit of DP/DM DAC 0 = Disabled (default) 1 = Enabled	N/A
D[0]	Reserved	0	R	Reserved	N/A

REG0x28: USB\_STAT Register [reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	Reserved	0	R	Reserved	N/A
D[6:4]	USB_DEVICE_STAT[2:0]	000	R	Status Bit of USB BC1.2 Device Detection 000 = No Input 001 = BC1.2 detection in progress 010 = SDP device detected 011 = Non-standard adapter detected 100 = DCP device detected 101 = CDP device detected 110 ~ 111 = Reserved	N/A
D[3:1]	Reserved	000	R	Reserved	N/A
D[0]	DCD_TIMEOUT_FLAG	0	RC	BC1.2 DCD Timeout Fault Flag Bit 0 = No BC1.2 DCD timeout fault 1 = BC1.2 DCD timeout fault has occurred. Generate an interrupt on nINT pin. Read this bit to reset it to 0.	N/A

#### DETAILED DESCRIPTION

The SGM41600A is an efficient 8A battery charger that operates in voltage divider mode (switched-capacitor charge pump) or in bypass mode. A two-channel switched-capacitor core is integrated in the device to minimize the ripples and improve efficiency in the voltage divider mode. A FET control output for protection, a reverse blocking NFET and all other necessary protection features for safe charging are included. A high speed 12-bit ADC converter is also included to provide bus voltage, bus current, battery voltage, battery current, output voltage and die temperature information for the charge management host via I<sup>2</sup>C serial interface.

### **Charge-Pump Voltage Divider Mode**

The charge-pump voltage divider mode operates with a fixed 50% duty cycle. The basic principle of operation is shown in Figure 4. In period 1, Q1 and Q3 are tuned on and  $V_{PMID}$  charges the  $C_{FLY}$  and the battery (in series) such that:

$$V_{CFLY} = V_{PMID} - V_{BAT}$$
 (1)

In period 2, Q2 and Q4 are turned on and  $C_{\text{FLY}}$  appears in parallel with the battery:

$$V_{CFLY} = V_{BAT}$$
 (2)

Ignoring the small fluctuation of the capacitor and battery voltages in period 1 and 2 in steady state operation, Equation 1 and 2 can be combined to calculate capacitor voltage:

$$V_{CFLY} = V_{BAT} = V_{PMID}/2$$
 (3)

Ignoring small energy loss in each switching period, the input and output cycle-average powers are equal. Therefore,

$$V_{PMID} \times I_{BUS} = V_{BAT} \times I_{BAT}$$
 (4)

or




Figure 4. Voltage Divider Charger Operating Principle

Assuming no charge leakage path and considering  $R_{\text{EFF}}$  as the effective input to output resistance (due to the switch on-resistances and  $C_{\text{FLY}}$  losses), the divider can be modeled as shown in Figure 5. Using this model, the output voltage is half of the input voltage under no load conditions as explained

before. The SGM41600A has two channels of such architecture operating at  $f_{SW}$  frequency with 180° phase difference. Each channel provides  $I_{VOUT}/2$  at the VOUT node, so:

$$V_{VOUT} = \frac{1}{2}V_{PMID} - \frac{1}{2}R_{EFF} \times I_{VOUT}$$
 (6)

At low switching frequencies, the capacitor charge sharing losses are dominant and  $R_{EFF}\approx 1/(4f_{SW}C_{FLY}).$  As frequency increases,  $R_{EFF}$  finally approaches ( $R_{DS\_QCH}+R_{DS\_QDL}+R_{DS\_QDL}$ )/2.




Figure 5. Model of Voltage Divider

The two-channel interleaved operation ensures a smooth input current and simplifies the noise filtering. The VOUT ripple can be estimated by the first order approximation of  $C_{\text{FLY}}$  voltage drop due to the discharge in the half period, plus the discharge drop during the short dead time (15ns, TYP).

Selecting high quality  $C_{\text{FLY}}$  capacitors and proper switching frequency are the key factors for a well performing capacitor voltage divider. Switching frequency selection is a trade-off between efficiency and capacitor size. Lower frequency increases efficiency by reducing switching losses but requires larger capacitance to maintain low output ripple and low output impedance ( $R_{\text{EFF}}$ ). An optimum switching frequency can be found for any selected  $C_{\text{FLY}}$  capacitor to minimize losses.

#### **Bypass Mode**

The SGM41600A is designed to operate in bypass mode when  $V_{VBUS}$  is close to the  $V_{VOUT}$ . When such valid voltage is present on VBUS, the device enters bypass mode and all switches between VBUS and VOUT are fully turned on while the other switches are kept off. When  $V_{VBUS}$  is near  $V_{VOUT}$ , the bypass mode offers the best efficiency and the device is capable of sourcing up to 5.6A.

The output voltage is close to the  $V_{VBUS}$  minus a voltage drop caused by the on-resistances of the RBFET plus the two high-side switches of the two channels in parallel:

$$R_{\text{EFF}}(\text{Bypass mode}) \approx R_{\text{DS\_QRB}} + (R_{\text{DS\_QCH1}} + R_{\text{DS\_QDH1}}) || (R_{\text{DS\_QCH2}} + R_{\text{DS\_QDH2}})$$
 (7)

where  $R_{DS}$  QXX is the on-resistance of the switch  $Q_{XX}$ .

#### **Charge System**

The SGM41600A is a slave charger device and needs a host. The host must set up all protection functions and disable the main charger before enabling the SGM41600A. The host must monitor the nINT interrupts especially during high current charging. It must also communicate with the wall adapter to control the charge current.

Figure 6 shows the block diagram of a charge system using the SGM41600A along with other devices. In this system, the SGM41600A can be used to detect the adapter by USB BC1.2 and the PD controller is used to communicate with adapter by PD protocol. When the smart wall adapter is detected, the AP unit controls the switching charger (SGM41516) that powers the load system and the switched

capacitor charger (SGM41600A) that provides high current charging. The communication between those devices is through  $I^2C$  interface.

A typical charge profile for a high-capacity battery using switching charger and switched capacitor charger together is shown in Figure 7. During the trickle charge and pre-charge, the charging is controlled by the switching charger. Once the battery voltage reaches 3V, the adapter can negotiate for a higher bus voltage and enable the SGM41600A for charging (bypass or voltage divider mode). Once the battery voltage reaches the V<sub>BAT\_REG</sub> point, the SGM41600A provides feedback to the adapter to reduce the current. This will eventually reduce and ramp down the bus current below I<sub>BUS\_UCP\_F</sub>.




Figure 6. Simplified Charge System




Figure 7. SGM41600A System Charging Profile

#### Startup Sequence

The SGM41600A is powered from the greater of VAC or VOUT (VAC is used as sense input for adapter voltage as well). The internal watchdog timer is enabled by default and if no I<sup>2</sup>C read or write occurs before its expiry, the ADC\_EN and CHG\_MODE[2:0] bits are reset to their default values and after an initial 8ms power-up time, a nINT pulse is triggered to show watchdog timeout. The host should not attempt to read or write before this initial nINT signal.

The device does not start charging after powered up, because by default the charger is disabled but the ADC can be enabled and the host can read the system parameters before enabling charge. The charge can be enabled only if  $V_{VBUS} > V_{BUS\_PRESENT\_R}$  and  $V_{BAT\_PRESENT\_R}$ .

# **Device Power-Up from Battery without Input Source**

To reduce the quiescent current and maximize the battery run time when it is the only available source, the REGN LDO and most of the sensing circuits are turned off, except AC\_PRESENT, BUS\_INSERT and BAT\_INSERT functions. When the BUS\_PDN\_EN bit is set, the external OVPFET is turned off, and VBUS pull-down RPDN\_VBUS is activated to help discharging VBUS after a hot-plug event. This will keep the device in low quiescent current mode even after an input source is plugged.

#### **Device Power-Up from Input Source**

When an input source is plugged-in and the  $V_{VBUS} > V_{BUS\_PRESENT\_R}$  condition is valid, the host must initialize all protections to the desired thresholds before enabling charge. The protection thresholds that need to be set are VAC\_OVP, VBUS\_LO, VBUS\_HI, VBUS\_OVP, IBUS\_OCP, IBUS\_UCP, VBAT\_OVP, IBAT\_OCP, VBAT\_REG, IBAT\_REG, and VDRP\_OVP. If one of the protection trigger conditions is met, the charger stops switching. It will also be turned off the external OVPFET when VAC\_OVP or VBUS\_SC event occurs.

After setting protections, the VBUS voltage is checked to be between 2 ×  $V_{BUS\_LO}$  ×  $V_{VOUT}$  and 2 ×  $V_{BUS\_HI}$  ×  $V_{VOUT}$  to allow voltage divider mode operation, or between  $V_{BUS\_LO}$  ×  $V_{VOUT}$  and  $V_{BUS\_HI}$  ×  $V_{VOUT}$  for bypass mode operation. Charging is enabled and current flows into the battery when the host sets bypass or voltage divider mode by writing 001 or 010 in the CHG\_MODE[2:0] bits respectively. Then raising the VBUS voltage will increase the battery charge current. When the converter is on, any command to change the charge mode is ignored. To do so, the charging must be disabled first, and then the charge mode can be changed by  $I^2C$  serial interface.

#### **ADC**

The SGM41600A integrates a fast 6-channel, 12-bit ADC converter to monitor input/output currents and voltages and the temperature of the device. The ADC is controlled by the ADC\_CTRL register. Setting the ADC\_EN bit to 1 enables the ADC. This bit can be used to turn off the ADC and save power when it is not needed. The ADC\_RATE bit allows choosing continuous conversion or 1-shot conversion mode. The ADC operates independent of the faults, unless the host sets the ADC\_EN bit to 0.

The ADC can operate if  $V_{VAC} > V_{AC\_PRESENT\_R}$  or  $V_{VBUS} > V_{BUS\_PRESENT\_R}$  or  $V_{BATP} > 2.8V$  condition is valid. Otherwise the ADC conversion is postponed until one of them is satisfied. The ADC readings are valid only for DC values and not for transients.

By default, all ADC channels are converted in continuous conversion mode except the channels disabled by the ADC\_CTRL register. If the 1-shot conversion mode is selected, the ADC DONE FLAG bit is set to 1 when all


channels are converted, then the ADC\_EN bit is reset to 0. In the continuous conversion mode, the ADC\_DONE\_FLAG bit is set to 0.

#### nINT Pin, Flag and Mask Bits

The nINT pin is an open-drain output and must be pulled up to a logic high rail. It is pulled low with a duration of  $t_{\text{INT}}$  to notify the host when it is triggered by an event. See the register map for all event flag and control bits.

When an event occurs, a nINT signal is sent to the host and the corresponding flag bit is set to 1. The flag bit can be read and reset only after the fault is cleared. The nINT signal is not re-sent if an event is still present after the flag bit is read, unless another kind of event occurs. If an event mask bit is set, that event will not send nINT signal, but the flag bit is still updated independent of the mask bit.

The nINT pulse generation behavior examples are shown in Figure 8.






Figure 8. nINT Pulse Generation Behavior Examples



#### VAC Over-Voltage Protection (VAC\_OVP)

The SGM41600A monitors the adapter voltage on the VAC pin to control the external OVPFET using OVPGATE output. The VAC over-voltage protection circuit is powered by VAC and is enabled if  $V_{VAC}$  rises above  $V_{AC\_PRESENT\_R}$ . If  $V_{VAC}$  is above  $V_{AC\_PRESENT\_R}$  for at least  $t_{VAC\_IN\_DEG}$  time, a 4.8V gate voltage is sent to the OVPGATE output to turn on the external OVPFET. If the  $V_{VAC}$  reaches the  $V_{AC\_OVP}$  threshold, the gate voltage starts to drop and eventually the OVPFET is fully turned off. Figure 9 shows the VAC\\_OVP and OVPGATE operation timings. The  $V_{AC\_OVP}$  threshold can be set by  $I^2C$  serial interface. The adapter voltage must never exceed the absolute maximum rating of the VAC pin and the external OVPFET.

#### Input Short-Circuit Protection (VBUS\_SC)

The VBUS\_SC function monitors the VBUS pin for short-circuit. This function is enabled if the external OVPFET is turned on or if  $V_{VBUS}$  rises above  $V_{BUS\_PRESENT\_R}$ . If the  $V_{VBUS}$  falls below 2.7V, the OVPFET is turned off, and charging is stopped. CHG\_MODE[2:0] bits are reset to 000 (disable). Also, BUS\_ABSENT\_FLAG bit is set to 1, and a nINT pulse is asserted. The device will wait for 512ms before automatically re-enabling and initiating startup sequence.

During charging, if  $V_{VBUS}$  is less than 1.9 ×  $V_{VOUT}$  in divider mode or 0.95 ×  $V_{VOUT}$  in bypass mode, or if the  $Q_{RB}$  reverse current rises above 0.5A, the  $Q_{RB}$  and OVPFET are turned off, and charging is stopped. CHG\_MODE[2:0] bits are reset to 000 (disable). Also, VBUS\_ABSENT\_FLAG bit is set to 1, and a nINT pulse is asserted.

# VBUS Charge Voltage Range (VBUS\_LO & VBUS HI)

The VBUS\_LO and VBUS\_HI functions are included to avoid problems due to wrong VBUS setting for charging. If  $V_{VBUS}$  is less than ( $V_{VOUT} \times V_{BUS\_LO} \times 2$ ) or above ( $V_{VOUT} \times V_{BUS\_HI} \times 2$ ), the device remains in charge initiation operation if the voltage divider mode is selected. If the bypass mode is selected, the range is from ( $V_{VOUT} \times V_{BUS\_LO}$ ) to ( $V_{VOUT} \times V_{BUS\_HI}$ ). Charging will start once  $V_{VBUS}$  is within the charge range. VBUS\_LO and VBUS\_HI functions are kept enabled after soft-start timer timeout. The VBUS\_LO and VBUS\_HI thresholds can be set by I²C serial interface.

# Input, OUTPUT and Battery Over-Voltage Protection (VBUS\_OVP, VBUS\_OVP\_PK, VOUT OVP and VBAT OVP)

The VBUS\_OVP, VBUS\_OVP\_PK, VOUT\_OVP and VBAT\_OVP functions detect input and output charge voltage conditions. If either input or output voltage is higher than the protection threshold, the charger is turned off and CHG\_MODE[2:0] bits are reset to 000 (disable). The VBUS\_OVP and VBUS\_OVP\_PK functions monitor VBUS pin voltage. The VOUT\_OVP function monitors VOUT pin voltage. The VBAT\_OVP uses BATP and BATN/SRP remote sense pins to monitor differential voltage between the battery terminals. To minimize the risk of battery terminal short in the manufacturing process, a series  $100\Omega$  resistor on the BATP pin is required. The VBUS\_OVP, VOUT\_OVP and VBAT\_OVP thresholds can be set by  $I^2C$  serial interface.




Figure 9. OVPGATE Operation Timing

# Input and Battery Over-Current Protection (IBUS\_OCP and IBAT\_OCP)

The IBUS\_OCP function monitors the input current via  $Q_{RB}$ . If CHG\_MODE[2:0] bits are set to enable charge, the  $Q_{RB}$  is turned on and the IBUS\_OCP function starts detecting the input current. If the  $I_{BUS}$  reaches  $I_{BUS_OCP}$  threshold, the device stops charging and resets CHG\_MODE[2:0] bits to 000 (disable). The battery current is monitored by the voltage across an external series shunt resistor. This differential voltage is measured between BATN/SRP and SRN pins. If  $I_{BAT_OCP}$  threshold is reached, the device stops charging and resets CHG\_MODE[2:0] bits to 000 (disable). The IBUS\_OCP and IBAT\_OCP thresholds can be set by  $I^2$ C serial interface.

#### **Input Under-Current Protection (IBUS UCP)**

The IBUS\_UCP function detects the input current via  $Q_{RB}$  during forward charging. After charging is started, the  $t_{IBUS\_UCP\_BLK}$  timer is enabled and  $I_{BUS}$  current is compared with  $I_{BUS\_UCP\_R}$ . If  $I_{BUS}$  cannot exceed  $I_{BUS\_UCP\_R}$  within  $t_{IBUS\_UCP\_BLK}$ , the charging will be stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). If  $I_{BUS}$  exceeds  $I_{BUS\_UCP\_R}$  within  $t_{IBUS\_UCP\_BLK}$ , from then on, if  $I_{BUS}$  falls below the  $I_{BUS\_UCP\_F}$  threshold, the charging will be stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). The  $t_{IBUS\_UCP\_BLK}$  timer can be set by  $I^2C$  serial interface.

#### **VOUT Short-Circuit Protection (VOUT SC)**

The VOUT\_SC function monitors the VOUT pin for short-circuit. This function is enabled during charging. If  $V_{VOUT}$  falls below 2.7V when the voltage divider mode is selected, the charger is turned off and CHG\_MODE[2:0] bits are reset to 000 (disable). Also, the PIN\_DIAG\_FLAG bit is set to 1, and a nINT pulse is generated.

#### **CFLY Short-Circuit Protection (CFLY SC)**

The CFLY\_SC function identifies the health of flying capacitors before and during voltage divider switching (charging). The device initialization process is started after CHG\_MODE[2:0] bits are set to 010. When  $V_{\text{VBUS}}$  is in the charge range, the flying capacitors (CFLY) in both channels are pre-charged. A CFLY short-circuit is detected if they cannot be charged, and the voltage between  $V_{\text{CFHx}}$  and  $V_{\text{CFLx}}$  remains below (VVOUT - 1.2V). If so, the initialization process is stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). Even if CFLY capacitors pass the short-circuit test in the initialization process, the CFLY\_SC function remains

active and whenever a  $V_{\text{CFLY}}$  voltage falls below ( $V_{\text{VOUT}}$  - 1.2V), the charger is turned off and CHG\_MODE[2:0] bits are reset to 000 (disable). The PIN\_DIAG\_FLAG bit is set to 1 and a nINT pulse is generated as well. During a CFLY\_SC event, other protection events such as IBUS\_OCP, VBAT\_OVP or PEAK\_OCP may occur.

A CFLY discharge circuit is activated before the internal RBFET ( $Q_{RB}$ ) is turned on if  $V_{VBUS} > V_{BUS\_PRESENT\_R}$  to prevent over-current stress at the start of charging.

# Converter Peak Over-Current Protection (PEAK\_OCP)

The PEAK\_OCP function monitors the converter switch operating currents. If the  $Q_{CHx}$  or  $Q_{DLx}$  current reaches switch OCP threshold during charging, the PEAK\_OCP\_FLAG bit is set to 1 and a nINT pulse is generated, the charging is stopped and CHG MODE[2:0] bits are reset to 000 (disable).

#### Regulation Feature

The SGM41600A has VBAT\_REG and IBAT\_REG regulation functions to regulate the battery voltage and current for a short period before the system can re-adjust the conditions such that these functions can be disabled. The regulation thresholds can be set by I<sup>2</sup>C serial interface.

The VBAT\_REG function monitors the differential voltage between BATP and BATN/SRP pins and if the battery voltage is above the V<sub>BAT\_REG</sub> threshold, the OVPGATE voltage is controlled to regulate the battery voltage.

The VBAT\_REG\_FLAG bit is also set to 1, and a nINT pulse is generated. Then the host can negotiate with the adapter to reduce the current. This will gradually reduce the current until the bus current falls to the  $I_{BUS\ UCP\ F}$  and charging will end.

Similarly, the IBAT\_REG function monitors the differential voltage between BATN/SRP and SRN pins to find the battery current and if the  $I_{BAT\_REG}$  threshold is exceeded, the OVPGATE voltage is controlled (reduced) to regulate the charge current.

If one of the regulation functions is triggered and persist for 650ms when REG\_TIMEOUT\_DIS bit is set to 0, the charging will be stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). The system should adjust the charging conditions to prevent the battery voltage and current regulation for more than 650ms (or prevent triggering of the VDRP\_OVP).

# **Dropout Over-Voltage Protection** (VDRP\_OVP)

When VBAT\_REG or IBAT\_REG is active, a large voltage drop may appear on the external OVPFET and cause excessive power loss and heat. To avoid that, the VDRP\_OVP function monitors the voltage drop between VAC and VBUS pins. If it is higher than  $V_{\text{DRP}\_\text{OVP}}$  threshold with  $t_{\text{DRP}\_\text{OVP}\_\text{DEG}}$  deglitch time (set by VDRP\_OVP\_DEG bit in REG0x05), the charging will be stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). The  $V_{\text{DRP}\_\text{OVP}}$  threshold and  $t_{\text{DRP}\_\text{OVP}\_\text{DEG}}$  deglitch time can be programmed by  $I^2\text{C}$  serial interface.

# TDIE Over-Temperature Protection (TDIE\_OTP)

The TDIE\_OTP function prevents charging in over-temperature condition. The die temperature is monitored and if the +150°C threshold is reached, the charging is stopped and CHG\_MODE[2:0] bits are reset to 000 (disable). The startup sequence cannot be initiated again until the die temperature falls down to +130°C.

### **APPLICATION INFORMATION**

#### Input Capacitors (C<sub>VAC</sub>, C<sub>VBUS</sub> and C<sub>PMID</sub>)

Input capacitors are selected by considering two main factors:

- 1. Adequate voltage margin above maximum surge voltage;
- 2. Not too large voltage margin in order to limit the peak currents drawn from the source and reduce the input noise.

For  $C_{VAC}$ , use at least a 1µF low ESR bypass ceramic capacitor placed close to the VAC and PGND pins. The  $C_{VBUS}$  and  $C_{PMID}$  are determined by the minimum capacitance needed for stable operation and the required ESR to minimize the voltage ripple and load step transients. Typically,  $10\mu F$  or larger X5R ceramic capacitors are sufficient for  $C_{VBUS}$  and  $C_{PMID}$ . Consider the DC bias derating of the ceramic capacitors. The X5R and X7R capacitors are relatively stable against DC bias and high temperature. Note that the bias effect is more severe with smaller package sizes, so choose the largest affordable package size. Also consider a large margin for the voltage rating for the worst-case transient input voltages.

#### External OVPFET (Q<sub>OVP</sub>)

The maximum recommended  $V_{VBUS}$  input range is 11.5V. If the supplied VAC voltage is above 11.5V, or if regulation functions are needed during load or wall adapter transients, an external OVPFET is recommended between the USB connector and the SGM41600A. Choose a low  $R_{DSON}$  MOSFET for the OVPFET to minimize power losses.

#### Flying Capacitors (C<sub>FLY</sub>)

For selection of the  $C_{FLY}$  capacitors, the current rating, ESR and the bias voltage derating are critical parameters. The  $C_{FLY}$  capacitors are biased to half of the input voltage. For a trade-off between efficiency and power density, set the  $C_{FLY}$  voltage ripple to the 2% of the  $V_{VOUT}$  as a good starting point. The  $C_{FLY}$  for each channel can be calculated by Equation 8:

$$C_{FLY} = \frac{I_{BAT}}{4f_{SW}V_{CFLY\_RPP}} = \frac{I_{BAT}}{8\%f_{SW}V_{VOUT}}$$
(8)

where  $I_{BAT}$  is the charging current and  $V_{CFLY\_RPP}$  is the peak-to-peak voltage ripple of the  $C_{FLY}$ .

Choosing a too small capacitor for  $C_{\text{FLY}}$  results in lower efficiency and high output voltage/current ripples. However choosing a too large  $C_{\text{FLY}}$  only provides minor efficiency and output ripple improvements.

The default switching frequency is  $f_{SW} = 500 kHz$ . It can be adjusted by FSW\_SET[2:0] bits in REG0x01. Lower frequency increases efficiency by reducing switching losses

but requires larger capacitance to maintain low output ripple and low output impedance ( $R_{\text{EFF}}$ ). An optimum switching frequency can be found for any selected  $C_{\text{FLY}}$  capacitor to minimize losses.

#### **Output Capacitor (CVOUT)**

 $C_{VOUT}$  selection criteria are similar to the  $C_{FLY}$  capacitor. Larger  $C_{VOUT}$  value results in less output voltage ripple, but due to the dual-channel operation, the  $C_{VOUT}$  RMS current is much smaller than  $C_{FLY}$ , so smaller capacitance value can be chosen for  $C_{VOUT}$  as given in Equation 9:

$$C_{VOUT} = \frac{I_{BAT} \times t_{DEAD}}{0.5 \times V_{VOUT RPP}}$$
 (9)

where  $t_{DEAD}$  is the dead time between the two channels and  $V_{VOUT\_RPP}$  is the peak-to-peak output voltage ripple and is typically set to the 2% of  $V_{OUT}$ .

 $C_{VOUT}$  is biased to the battery voltage and its nominal value should be derated for battery voltage DC bias. Typically two  $10\mu F$ , X5R or better grade ceramic capacitors placed close to the VOUT and PGND pins provide stable performance.

#### External Bootstrap Capacitor (C<sub>BST</sub>)

The bootstrap capacitors provide the gate driver supply voltage for the internal high-side switches ( $Q_{CH1}$  and  $Q_{CH2}$ ). Place a 100nF low ESR ceramic capacitor between BST1 and CFH1 pins and another one between BST2 and CFH2 pins.

#### **PCB Layout Guidelines**

A good PCB layout is critical for stable operation of the SGM41600A. Follow these guidelines for the best results:

- 1. Use short and wide traces for VBUS as it carries high current.
- 2. Minimize connectors wherever possible. Connector losses are significant especially at high currents.
- 3. Use solid thermal vias for better thermal relief.
- 4. Bypass VBUS, PMID and VOUT pins to PGND with ceramic capacitors as close to the device pins as possible.
- 5. Place  $C_{\text{FLY}}$  capacitors as close as possible to the device with small pad areas to reduce switching noise and EMI.
- 6. Connect or reference all quiet signals to the AGND pin.
- 7. Connect and reference all power signals to the PGND pins (preferably the nearest ones).
- 8. Try not to interrupt or break the power planes by signal traces.



# I<sup>2</sup>C Controlled Single Cell 8A Switched Cap **Chargers with Bypass Mode**

# **SGM41600A**

## **REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (DECEMBER 2023) to REV.A

Page

# PACKAGE OUTLINE DIMENSIONS


# WLCSP-2.8×2.8-36B






**TOP VIEW** 

RECOMMENDED LAND PATTERN (Unit: mm)





SIDE VIEW


BOTTOM VIEW

Symbol	Din	nensions In Millimet	ers
Symbol	MIN	MOD	MAX
Α	-	-	0.613
A1	0.186	-	0.226
D	2.775	-	2.835
E	2.775	-	2.835
d	0.230	-	0.290
е		0.400 BSC	
ccc			

NOTE: This drawing is subject to change without notice.

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**




NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
WLCSP-2.8×2.8-36B	13"	12.4	3.11	2.96	0.75	4.0	8.0	2.0	12.0	Q1

#### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5