SGmicna

## SGM11210A <br> DP10T Diversity Switch with MIPI RFFE for Carrier Aggregation

## GENERAL DESCRIPTION

The SGM11210A is a dual single-pole/five-throw ( $2 \times$ SP5T) antenna switch, which supports from 0.1 GHz to 3.8 GHz . The device features low insertion loss and high isolation, which make it suitable for high linearity receiving applications. It also has the advantage of high linearity performance for diversity receiving in carrier aggregation applications.

The SGM11210A has the ability to integrate a DP10T ( $2 \times$ SP5T) RF switch and a programmable MIPI controller on silicon-on-insulator (SOI) process. Internal driver and decoder for switch control signals are offered by the controller, which makes it flexible in RF path band and routing selection.

No external DC blocking capacitors are required on the RF paths as long as no external DC voltage is applied, which can save PCB area and cost.

The SGM11210A is available in a Green ULGA- $2.4 \times 2-18$ L package.

## APPLICATIONS

3G/4G Applications
Carrier Aggregation Diversity

## FEATURES

- Supply Voltage Range: 2.4 V to 4.8 V
- Advanced Silicon-On-Insulator (SOI) Process
- Frequency Range: 0.1 GHz to 3.8 GHz
- Low Insertion Loss: 1.0dB (TYP) at 3.8 GHz
- MIPI RFFE Interface Compatible
- No External DC Blocking Capacitors Required
- Available in a Green ULGA-2.4×2-18L Package


## BLOCK DIAGRAM



Figure 1. SGM11210A Block Diagram

## PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE <br> DESCRIPTION | SPECIFIED <br> TEMPERATURE <br> RANGE | ORDERING <br> NUMBER | PACKAGE <br> MARKING | PACKING <br> OPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SGM11210A | ULGA $-2.4 \times 2-18 \mathrm{~L}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SGM11210AYULB18G/TR | SGMZP <br> XXXXX | Tape and Reel, 3000 |

## MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.


Green (RoHS \& HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDD ..... 5 V
Supply Voltage for MIPI, Vıo ..... 2 V
SDA, SCL Control Voltage, VстL ..... 2 V
RF Input Power, Pin ..... 26 dBm
Junction Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10s) ..... $+260^{\circ} \mathrm{C}$
ESD SusceptibilityHBM.1000V
RECOMMENDED OPERATING CONDITIONS
Operating Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Frequency Range ..... 0.1 GHz to 3.8 GHz
Supply Voltage, VDD ..... 2.4V to 4.8 V
Supply Voltage for MIPI, Vıo 1.65 V to 1.95 V

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :---: | :--- | :--- |
| 1 | RFB2 | RF Port B2. |
| 2 | RFB3 | RF Port B3. |
| 3 | RFB4 | RF Port B4. |
| 4 | RFB5 | RF Port B5. |
| 5,10 | N.C. | No Connection. |
| 6 | VDD | DC Power Supply. |
| 7 | VIO | Supply Voltage for MIPI. |
| 8 | SDA | RFFE Data Signal. |
| 9 | SCL | RFFE Clock Signal. |
| 11 | RFA5 | RF Port A5. |
| 12 | RFA4 | RF Port A4. |
| 14 | RFA3 | RF Port A3. |
| 15 | RFA2 | RF Port A2. |
| 16 | RFA1 | RF Port A1. |
| 17 | RFCOM_A | RF Common Port A. |
| 18 | RFCOM_B | RF Common Port B. |
| Exposed Pad | RFB1 | RF Port B1. |

## Register_0 TRUTH TABLE (RFCOM_B)

Table 1. Register_0 Truth Table (RFCOM_B)

| State | Mode | Register_0 Bits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | All Isolation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | RFB1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 3 | RFB2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | RFB3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 5 | RFB4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 6 | RFB5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 7 | RFB5 + RFB4 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 8 | RFB5 + RFB3 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 9 | RFB5 + RFB2 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 10 | RFB5 + RFB1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 11 | RFB4 + RFB3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 12 | RFB4 + RFB2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 13 | RFB4 + RFB1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 14 | RFB3 + RFB2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 15 | RFB3 + RFB1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 16 | RFB2 + RFB1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |

## Register_1 TRUTH TABLE (RFCOM_A)

Table 2. Register_1 Truth Table (RFCOM_A)

| State | Mode | Register_1 Bits |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 1 | All Isolation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 2 | RFA1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 3 | RFA2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 4 | RFA3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 5 | RFA4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 6 | RFA5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| 7 | RFA5 + RFA4 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 8 | RFA5 + RFA3 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |
| 9 | RFA5 + RFA2 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |
| 10 | RFA5 + RFA1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 11 | RFA4 + RFA3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 12 | RFA4 + RFA2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 13 | RFA4 + RFA1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| 14 | RFA3 + RFA2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |
| 15 | RFA3 + RFA1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |
| 16 | RFA2 + RFA1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |

## ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ to $4.8 \mathrm{~V}, \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}, 50 \Omega$, typical values are at $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Characteristics |  |  |  |  |  |  |
| Supply Voltage | $V_{D D}$ |  | 2.4 | 2.8 | 4.8 | V |
| Supply Current | $I_{\text {VDD }}$ |  |  | 32 | 70 | $\mu \mathrm{A}$ |
| Supply Voltage for MIPI | $\mathrm{V}_{10}$ |  | 1.65 | 1.8 | 1.95 | V |
| Supply Current for MIPI | IVIO |  |  | 4.8 | 10 | $\mu \mathrm{A}$ |
| Control Voltage | $\mathrm{V}_{\text {CTL_H }}$ | High | $0.8 \times \mathrm{V}_{10}$ | $\mathrm{V}_{10}$ | 1.95 | V |
|  | $V_{\text {cTL_L }}$ | Low | 0 |  | 0.45 |  |
| Switching Time | $\mathrm{t}_{\text {sw }}$ | 50\% of control voltage to 90\% of RF power |  | 1 | 2 | $\mu \mathrm{s}$ |
| Turn-On Time | $\mathrm{t}_{\mathrm{ON}}$ | Time from $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ to part on and RF at $90 \%$ |  | 5 | 10 | $\mu \mathrm{s}$ |
| RF Characteristics |  |  |  |  |  |  |
| Insertion Loss (RFCOM to All RF Ports) | IL | $\mathrm{f}_{0}=0.1 \mathrm{GHz}$ to 1.0 GHz |  | 0.4 | 0.62 | dB |
|  |  | $\mathrm{f}_{0}=1.0 \mathrm{GHz}$ to 2.0 GHz |  | 0.5 | 0.84 |  |
|  |  | $\mathrm{f}_{0}=2.0 \mathrm{GHz}$ to 2.7 GHz |  | 0.6 | 1.21 |  |
|  |  | $\mathrm{f}_{0}=2.7 \mathrm{GHz}$ to 3.8 GHz |  | 1.0 | 1.32 |  |
| Isolation (RFCOM_A to Any Off RFA Port, RFCOM_B to Any Off RFB Port) | ISO | $\mathrm{f}_{0}=0.1 \mathrm{GHz}$ to 1.0 GHz | 24 | 41 |  | dB |
|  |  | $\mathrm{f}_{0}=1.0 \mathrm{GHz}$ to 2.0 GHz | 16 | 31 |  |  |
|  |  | $\mathrm{f}_{0}=2.0 \mathrm{GHz}$ to 2.7 GHz | 14 | 26 |  |  |
|  |  | $\mathrm{f}_{0}=2.7 \mathrm{GHz}$ to 3.8 GHz | 12 | 23 |  |  |
| $\begin{aligned} & \text { Isolation } \\ & \text { (RFCOM_A to RFCOM_B) } \end{aligned}$ | ISO | $\mathrm{f}_{0}=0.1 \mathrm{GHz}$ to 1.0 GHz | 27 | 41 |  | dB |
|  |  | $\mathrm{f}_{0}=1.0 \mathrm{GHz}$ to 2.0 GHz | 21 | 31 |  |  |
|  |  | $\mathrm{f}_{0}=2.0 \mathrm{GHz}$ to 2.7 GHz | 19 | 26 |  |  |
|  |  | $\mathrm{f}_{0}=2.7 \mathrm{GHz}$ to 3.8 GHz | 15 | 23 |  |  |
| 0.1dB Compression Point (RFCOM to All RF Ports) | $\mathrm{P}_{0.1 \mathrm{~dB}}$ | $\mathrm{f}_{0}=0.1 \mathrm{GHz}$ to 3.8 GHz |  | 25 |  | dBm |

MIPI READ AND WRITE TIMING


Figure 2. Register Write Command Timing Diagram


Figure 3. Register Read Command Timing Diagram

## COMMAND SEQUENCE BIT DEFINITIONS

| Type | SSC | Command Frame Bits |  |  |  |  | Parity Bits | Bus Park Cycle | Extended Operation |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C[11:8] | C[7] | C[6:5] | C[4] | C[3:0] |  |  | Data Frame Bits | Parity Bits | Bus Park Cycle | Data Frame Bits | Parity Bits | Bus Park Cycle |
| Reg Write | Y | SA[3:0] | 0 | 10 | A[4] | A[3:0] | Y | - | D[7:0] | Y | Y | - | - | - |
| Reg Read | Y | SA[3:0] | 0 | 11 | A[4] | A[3:0] | Y | Y | D[7:0] | Y | Y | - | - | - |
| Reg0 Write | Y | SA[3:0] | 1 | D[6:5] | D[4] | D[3:0] | Y | Y | - | - | - | - | - | - |

Legends:
SSC = Sequence Start Command
SA = Slave Address
A = Register Address
D = Data Bit

## REGISTER MAPS

## Register_0

Register Address: 0x00; R/W
Table 3. Register_0 Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D[7: 0]$ | MODE_CTRL | See Table 1 section. | 00000000 | R/W | No |

## Register_1

Register Address: 0x01; R/W
Table 4. Register_1 Register Details

| Bits | Bit Name | Description | Default | Type | B/G | Trig |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| $D[7: 0]$ | MODE_CTRL | See Table 2 section. | 00000000 | R/W | No | $0,1,2$ |

## PM_TRIG

Register Address: 0x1C; R/W and W
Table 5. PM_TRIG Register Details

| Bits | Bit Name |  | Description | Default | Type | B/G | Trig |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D[7] | PWR_MODE_1 | 0: Normal <br> 1: Low power |  | 0 | R/W | Yes | No |
| D[6] | PWR_MODE_0 | 0: Active - Normal <br> 1: Startup - All registers are reset to the default |  | 0 | R/W | Yes | No |
| D[5] | TRIGGER_MASK_2 | 0: TRIGGER_2 enabled <br> 1: TRIGGER_2 disabled | If any one of the three TRIGGER_MASK_x is set to logic ' 1 ', the corresponding trigger is disabled, in that case data written to a | 0 | R/W | No | No |
| D[4] | TRIGGER_MASK_1 | 0: TRIGGER_1 enabled <br> 1: TRIGGER_1 disabled | register associated with the trigger goes directly to the destination register. <br> Otherwise, if the TRIGGER_MASK_x is set to logic ' 0 ', incoming data is written to | 0 | R/W | No | No |
| D[3] | TRIGGER_MASK_0 | 0: TRIGGER_0 enabled <br> 1: TRIGGER_0 disabled | the shadow register, and the destination register is unchanged until its corresponding trigger is asserted. | 0 | R/W | No | No |
| D[2] | TRIGGER_2 | 0 : Keep its associated destination registers unchanged 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_2 is set to logic ' 0 ' |  | 0 | W | Yes | No |
| D[1] | TRIGGER_1 | 0 : Keep its associated destination registers unchanged 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_1 is set to logic '0' |  | 0 | W | Yes | No |
| D[0] | TRIGGER_0 | 0 : Keep its associated destination registers unchanged 1: Load its associated destination registers with the data in the parallel shadow register, provided TRIGGER_MASK_0 is set to logic ' 0 ' |  | 0 | W | Yes | No |

## PRODUCT_ID

Register Address: 0x1D; R
Table 6. PRODUCT_ID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $\mathrm{D}[7: 0]$ | PRODUCT_ID | Product number. | 00000000 | R | No |

## REGISTER MAPS (continued)

MANUFACTURER_ID
Register Address: 0x1E; R
Table 7. MANUFCTURER_ID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $D[7: 0]$ | MANUFACTURER_ID[7:0] | Lower eight bits of Manufacturer ID. <br> Read-only. Note that during USID programming, the write command <br> sequence is executed on the register, but the value does not change. | 01001010 | $R$ | No | No | N |
| :--- |

## MAN_USID

Register Address: 0x1F; R and R/W
Table 8. MAN_USID Register Details

| Bits | Bit Name | Description | Default | Type | B/G |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Trig |  |  |  |  |  |
| $D[7: 6]$ | Reserved | Reserved. | 00 | $R$ | No |
| $D[5: 4]$ | MANUFACTURER_ID[9:8] | Upper two bits of Manufacturer ID. <br> Read-only. Note that during USID programming, the write command <br> sequence is executed on the register, but the value does not change. | 00 | R | No |
| $D[3: 0]$ | USID | USID of the device. | No |  |  |

## TYPICAL APPLICATION CIRCUIT



Figure 4. SGM11210A Typical Application Circuit

## EVALUATION BOARD LAYOUT



Figure 5. SGM11210A Evaluation Board Layout

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DECEMBER 2022 - REV.A to REV.A. 1 |
| :--- |
| Updated Electrical Characteristics ............................................................................................................................................ 5 |

## PACKAGE OUTLINE DIMENSIONS

## ULGA-2.4×2-18L



TOP VIEW


SIDE VIEW


BOTTOM VIEW


RECOMMENDED LAND PATTERN (Unit: mm)

| Symbol | Dimensions In Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | MOD | MAX |
| A | 0.500 | 0.550 | 0.600 |
| A1 | 0.140 | 0.170 | 0.200 |
| A2 | 2.300 | 0.380 BSC |  |
| D | 1.900 | 2.400 | 2.500 |
| E | 2.100 |  |  |
| D1 | 0.500 |  |  |
| E1 | 0.400 BSC |  |  |
| e | 0.200 |  |  |
| L | 0.100 |  |  |
| L1 | 0.650 |  |  |
| L2 |  |  |  |
| L3 |  |  |  |

NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

## REEL DIMENSIONS



## TAPE DIMENSIONS


$\longrightarrow$ DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | $\begin{gathered} \text { Reel Width } \\ \text { W1 } \\ (\mathrm{mm}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P2 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ULGA-2.4×2-18L | 7" | 9.5 | 2.25 | 2.65 | 0.75 | 4.0 | 4.0 | 2.0 | 8.0 | Q2 |

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length <br> $(\mathrm{mm})$ | Width <br> $(\mathrm{mm})$ | Height <br> $(\mathrm{mm})$ | Pizza/Carton |
| :---: | :---: | :---: | :---: | :---: |
| $7^{\prime \prime}$ (Option) | 368 | 227 | 224 | 8 |
| $7{ }^{\prime \prime}$ | 442 | 410 | 224 | 18 |

